From nobody Sun Feb 8 10:34:04 2026 Received: from mail-pf1-f194.google.com (mail-pf1-f194.google.com [209.85.210.194]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 041A02E2EEE for ; Mon, 22 Dec 2025 13:08:00 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.210.194 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1766408882; cv=none; b=j+6x60cfJMdxqqUdsSVjKBJ6v7HrXAXZkw1Urqn3g4gT6nRvcI2wz3Ym10052uRSWHf4IHw1IpYxHDQsgpS87R2XE/8ZdxvYMP7Dgd7YmpkOiWEdrO+ItTa0uxz93xRUXljOTEWsldayCK+1IrEnUVwXe4nFubRgVJJr8gg7x5Q= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1766408882; c=relaxed/simple; bh=K89WJDNQZlTb3RIHeGjyXPAyA1oKMNnY/ZPdlLDcRPw=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=s2tbzxm2OgSaJG4Ph5/2JaP7IfeWCnhPfwXTdrPiKM2yKCyQ1W/5kFSJC82Ag4dBzBWA8fvSfzEkObxbtQp5Q7IA8hPAm3gRwsB4HO2HT9Z8/zDTbYF9MO+uQj+HkrNiZTPomCpd/vU3A9cBceQAaZMVa7QP2q0UNW60eSBUfWE= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=riscstar.com; spf=pass smtp.mailfrom=riscstar.com; dkim=pass (2048-bit key) header.d=riscstar-com.20230601.gappssmtp.com header.i=@riscstar-com.20230601.gappssmtp.com header.b=DNJi14LN; arc=none smtp.client-ip=209.85.210.194 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=riscstar.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=riscstar.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=riscstar-com.20230601.gappssmtp.com header.i=@riscstar-com.20230601.gappssmtp.com header.b="DNJi14LN" Received: by mail-pf1-f194.google.com with SMTP id d2e1a72fcca58-8035e31d834so1294199b3a.2 for ; Mon, 22 Dec 2025 05:08:00 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=riscstar-com.20230601.gappssmtp.com; s=20230601; t=1766408880; x=1767013680; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=QkOHhVohKsGIoIuLcaXjm92Us2r7m97EVQ3rEIH1/FI=; b=DNJi14LN1/M2nylWwFmZOt12gpj8YB2E/O5s1uF3q0VdFwJHm6b2SktWaA7ycQbpHS f6tutfdI/ilfoCF6QyKAHNj6169LtYoBGyNffHXZBH5KUhR3BcbzLITzP2BLaAw5ALf2 u3aRh4pR1gACL0Oc61mWc1JeqjQJ8p1JTmITtLWJJboiaChiGycgSayx4bB74lV9TVwa wzuq88wAa2ldglftkPuGbao2cEkTj5Y03nZZetCYc8nTvuIyjkqscWjIj4kQMOqP1Cwr S169xHu8+AurIUxbpOdrI/M+uC2XfkfX+fdymM/hFBkH1rf51zq5yvcRiZEgSGpRXpOT Vg8Q== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1766408880; x=1767013680; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=QkOHhVohKsGIoIuLcaXjm92Us2r7m97EVQ3rEIH1/FI=; b=k8kVQZ+J1ujJhaSymtI1nhLQkp4IiLBRT/jch4Y9tHqgWctzYMSxM+/tEa99dheGj+ BZZyZ0MMx3rTZxF7uIyTLASGqIGAtuJ5NO+ZOypr6GbPdLZOVDrlkvNS1zAUEJI+yb7+ G2uRjDbE+IepkjRjwl4S1cTV9nZSh0FNuxyKlxhH9Q6YrPAzZc+CkuQw5CQtZ+nIG7U8 8T0hzvmMYsQoYqK8ooSGzJH8XxcoPjGh3s0C+CfQhTVsIk1NdFNO3M91+MfljSQ9tIwa uwwvBG9zlnLvAIYUFVuPxLv2btKFGTMPwrW7mA5K+mLhVkmzhT0s2J24lhWfy5x43KQc U+Iw== X-Forwarded-Encrypted: i=1; AJvYcCUImlGjwJ2b/N390ad/poT3NWskrPbVLUfnNGBfaXLpSS48NbKJS7cVNW8PK6Lujl0zPupycmiBoHh0wec=@vger.kernel.org X-Gm-Message-State: AOJu0YyXXPi1z3pPMiMufLyPH74SHhka5ZhSlbM5fF9BJv8TShPkfp4o V3ZoFiKkWT/u8dKq09If71wR8W3lAlOUdXz751f+r2R9iR6D5qfAk7A8Rvxag+PKT2o= X-Gm-Gg: AY/fxX7wvhQu3SU4BHXwgb3t6yyE1SmiVLJ3Qu9tbHYp9R9nlwW/AnIxB68T1RvQUZa JojfRlfYUU0xOtj0p7Oj/CSWYwzp1wCdq9Ng/5s5mBXqa3rWOe6/byybb9HNsPc+8jozAYwU4Ou MOHwJ3P7Ww2fZ9YUisHhJw5p307RMk8pEjrfCPd94qdvVc2K9NA95hGNjzerYd1PYmbWzUOvnNr J66i0X32TjQUPfhJeU2tob9JQWe9dfZ2wN0w1JAqZZIugj2ciaBAk123PCIoMUHigoafa/6fCWj UI1qGhZbvLiV401NGniKE5yn88nvKX3uUB4u6oKFoYtEnF/thvfe+QVXteRBs/z0zzZjb5N8YEU CT/4YM/bqoEp3P3ti56Tmtup0ip2yDOm/QgX/YcwSdMDR49pWJ/YQynwKXTdxcbgK6C0h4Gi36+ MxcnrVb91ZCHYX+FCB8BLa0uzifAJ3T6E= X-Google-Smtp-Source: AGHT+IEVVJo9wYrbvjovvz34oXELviGUYat3B+h9KiQImiYaXL0x/LFxPhkuEtVr9NEz35uNWiLhaQ== X-Received: by 2002:a05:6a20:9189:b0:366:14ac:e1d9 with SMTP id adf61e73a8af0-376aaff470amr10935543637.63.1766408880374; Mon, 22 Dec 2025 05:08:00 -0800 (PST) Received: from [127.0.1.1] ([2a12:a305:4::402f]) by smtp.gmail.com with ESMTPSA id 98e67ed59e1d1-34e70c932casm12970405a91.0.2025.12.22.05.07.50 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 22 Dec 2025 05:08:00 -0800 (PST) From: Guodong Xu Date: Mon, 22 Dec 2025 21:04:19 +0800 Subject: [PATCH v2 09/13] dt-bindings: riscv: Add Ssccptr, Sscounterenw, Sstvala, Sstvecd, Ssu64xl Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20251222-k3-basic-dt-v2-9-3af3f3cd0f8a@riscstar.com> References: <20251222-k3-basic-dt-v2-0-3af3f3cd0f8a@riscstar.com> In-Reply-To: <20251222-k3-basic-dt-v2-0-3af3f3cd0f8a@riscstar.com> To: Rob Herring , Krzysztof Kozlowski , Conor Dooley , Paul Walmsley , Palmer Dabbelt , Albert Ou , Alexandre Ghiti , Yixun Lan , Daniel Lezcano , Thomas Gleixner , Samuel Holland , Anup Patel , Greg Kroah-Hartman , Jiri Slaby , Lubomir Rintel , Yangyu Chen Cc: Paul Walmsley , Conor Dooley , Heinrich Schuchardt , Kevin Meng Zhang , Anup Patel , Andrew Jones , devicetree@vger.kernel.org, linux-riscv@lists.infradead.org, linux-kernel@vger.kernel.org, spacemit@lists.linux.dev, linux-serial@vger.kernel.org, Guodong Xu X-Mailer: b4 0.14.2 Add descriptions for five new extensions: Ssccptr, Sscounterenw, Sstvala, Sstvecd, and Ssu64xl. These extensions are ratified in RISC-V Profiles Version 1.0 (commit b1d806605f87 "Updated to ratified state."). They are introduced as new extension names for existing features and regulate implementation details for RISC-V Profile compliance. According to RISC-V Profiles Version 1.0 and RVA23 Profiles Version 1.0, their requirement status are: - Ssccptr: Mandatory in RVA20S64, RVA22S64, RVA23S64 - Sscounterenw: Mandatory in RVA22S64, RVA23S64 - Sstvala: Mandatory in RVA20S64, RVA22S64, RVA23S64 - Sstvecd: Mandatory in RVA20S64, RVA22S64, RVA23S64 - Ssu64xl: Optional in RVA20S64, RVA22S64; Mandatory in RVA23S64 Signed-off-by: Guodong Xu --- v2: New patch. --- .../devicetree/bindings/riscv/extensions.yaml | 32 ++++++++++++++++++= ++++ 1 file changed, 32 insertions(+) diff --git a/Documentation/devicetree/bindings/riscv/extensions.yaml b/Docu= mentation/devicetree/bindings/riscv/extensions.yaml index a6b9d7e3edf86ecfb117ba72e295ef097bdc9831..ed7a88c0ab3b7dc7ad4a4d2fd30= 0d6fb33ef050c 100644 --- a/Documentation/devicetree/bindings/riscv/extensions.yaml +++ b/Documentation/devicetree/bindings/riscv/extensions.yaml @@ -160,12 +160,26 @@ properties: behavioural changes to interrupts as frozen at commit ccbddab ("Merge pull request #42 from riscv/jhauser-2023-RC4") of risc= v-aia. =20 + - const: ssccptr + description: | + The standard Ssccptr extension for main memory (cacheability a= nd + coherence) hardware page-table reads, as ratified in RISC-V + Profiles Version 1.0, with commit b1d806605f87 ("Updated to + ratified state.") + - const: sscofpmf description: | The standard Sscofpmf supervisor-level extension for count ove= rflow and mode-based filtering as ratified at commit 01d1df0 ("Add a= bility to manually trigger workflow. (#2)") of riscv-count-overflow. =20 + - const: sscounterenw + description: | + The standard Sscounterenw extension for support writable enabl= es + in scounteren for any supported counter, as ratified in RISC-V + Profiles Version 1.0, with commit b1d806605f87 ("Updated to + ratified state.") + - const: ssnpm description: | The standard Ssnpm extension for next-mode pointer masking as @@ -178,6 +192,24 @@ properties: ratified at commit 3f9ed34 ("Add ability to manually trigger workflow. (#2)") of riscv-time-compare. =20 + - const: sstvala + description: | + The standard Sstvala extension for stval provides all needed v= alues + as ratified in RISC-V Profiles Version 1.0, with commit b1d806= 605f87 + ("Updated to ratified state.") + + - const: sstvecd + description: | + The standard Sstvecd extension for stvec supports Direct mode = as + ratified in RISC-V Profiles Version 1.0, with commit b1d806605= f87 + ("Updated to ratified state.") + + - const: ssu64xl + description: | + The standard Ssu64xl extension for UXLEN=3D64 must be supporte= d, as + ratified in RISC-V Profiles Version 1.0, with commit b1d806605= f87 + ("Updated to ratified state.") + - const: svade description: | The standard Svade supervisor-level extension for SW-managed P= TE A/D --=20 2.43.0