From nobody Sun Feb 8 19:25:01 2026 Received: from OSPPR02CU001.outbound.protection.outlook.com (mail-norwayeastazon11013028.outbound.protection.outlook.com [40.107.159.28]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 33B7631D759; Mon, 22 Dec 2025 01:42:46 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=fail smtp.client-ip=40.107.159.28 ARC-Seal: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1766367768; cv=fail; b=pkKUnTR407iS+6r7lpS6rcFnkqzX7I2QFvmA5jmC6CJ6BMZKm6DGlY1DB3PxPF2AL3BYlrWviGMBuvn/mOjmVBHhDiyeEUfuBip4ftan+A+bzuoI1e1IwC32amjImF+dsMOUo94iyrWp/mMVDF3mGqMnRc64NEOCS9vkndbkva8= ARC-Message-Signature: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1766367768; c=relaxed/simple; bh=0TnNfsNHEweVlmuUXQqd4WMIJRy0zUbMyZdwbmoOlyw=; h=From:Date:Subject:Content-Type:Message-Id:References:In-Reply-To: To:Cc:MIME-Version; b=svJmqlDjtk+un8y8E5lY0EPgEkPx2D9N752J1atiR94HcWFF2IniXLmJuYXZJ8qfI0l0VnGuWJaSmeBLI5wxO/UUI4so7KbyaEphuPDyp4pan3PFE8bZHPxUyXJGm5UvxI1GqOk3OMdmvuKXZxfuLqYbdhfmvn8HL/XXK3vrBW4= ARC-Authentication-Results: i=2; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=oss.nxp.com; spf=pass smtp.mailfrom=oss.nxp.com; dkim=pass (2048-bit key) header.d=NXP1.onmicrosoft.com header.i=@NXP1.onmicrosoft.com header.b=xMYdCL1L; arc=fail smtp.client-ip=40.107.159.28 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=oss.nxp.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.nxp.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=NXP1.onmicrosoft.com header.i=@NXP1.onmicrosoft.com header.b="xMYdCL1L" ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=XMLzpNR+hDsMoNy5evOjUYfr2zoXO/WXkNh2vn06AojTDsvKfjcJduEC0lk9j3jcpcqOsTuhB+I8qAMTZRmBYqlcCRjQlWUou7r5SoCBo2ye8CQ7vJE0hqKco4NO9uaLbVSNeHgXmlmXH+HLbHhEjONEc5bJfwl/5i6L/Y/TSkvykbyUAlBr5Q60w5wAOM1+5pi/GJ9JHDEh1w3YYC23oCELA76TCUylZlIQvAlQonomSOudMI6v213KauhlgsaxgGaGf7tiqyljI8asaEwxtFI4uMQteO7O3Y3gisoEW8zOlXCB+1fSNZS6/PS3MfCmSUgDGLec1XR3rlc9PvOtLg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=9fFiNU/QWmOPngA2GcW6VGEm0X+v65exzyR9ry0qWyQ=; b=sv14TTs6ZvbEKceFMIgrf1V8TakJxkk24t6BMky1bW67E3lAlu4YVgxh3vqx1zhxtPPtj9ZP4ycNNjpirSBvJWnVH5waMXeVTkk1RI9BFSCP/bh5DpJKc4vvl6frjLKk+50hOiF+GdCGSMhxg9RcTvf0muzixdM/jAYRw6bCJNaUCjxv/F4GksVryUh9Ds7tVfPzdCT3WfLA9EX5rXsNuWBJHAY6ow7UfplcU/ZIXJ3P0Pn144jf+tuAemDZh0nFINcJc8RbcqMZcCoJkUQ6JzlefbCdARKfbeQx/eSszpxlXQovAuJq/tA9G6E5Eq0v8wtNE9Jsp67FiSc+islN9g== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=oss.nxp.com; dmarc=pass action=none header.from=oss.nxp.com; dkim=pass header.d=oss.nxp.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=NXP1.onmicrosoft.com; s=selector1-NXP1-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=9fFiNU/QWmOPngA2GcW6VGEm0X+v65exzyR9ry0qWyQ=; b=xMYdCL1LO/VnDw//2D3hHZKLxjCOi3xPwmTKx8XiVT9a00QzuPnHTFj1xsXAzT30kaUr0PkJryNFKezT5geYNWjbuE7g82hXruwRY76aSYHA2+cZCppG/Bf+F5vLbDd+NAmHPq5N0Fq2tZKfnwDCXTV2nmxdC+QthKAelOJeLgjt3s5SfcdGJtKkJLWFRXePPREWvjc+nitYbxB1oJvI6Qjx04iU7o3Cy8mgNhocJMhZdM/O/il74eMfAoZi7+Dg7Cjwb2KOb0rZ7MstAO1Jm/Hq6CqAwN+gqZCkz5une3sokgNoG6Y879lRqGUpcSrJn/C9HeS0fq05ZiKaT4n2aw== Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=oss.nxp.com; Received: from PAXPR04MB8459.eurprd04.prod.outlook.com (2603:10a6:102:1da::15) by DU4PR04MB11457.eurprd04.prod.outlook.com (2603:10a6:10:5ed::7) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9434.11; Mon, 22 Dec 2025 01:42:44 +0000 Received: from PAXPR04MB8459.eurprd04.prod.outlook.com ([fe80::165a:30a2:5835:9630]) by PAXPR04MB8459.eurprd04.prod.outlook.com ([fe80::165a:30a2:5835:9630%4]) with mapi id 15.20.9434.009; Mon, 22 Dec 2025 01:42:44 +0000 From: "Peng Fan (OSS)" Date: Mon, 22 Dec 2025 09:42:14 +0800 Subject: [PATCH v2 1/3] dt-bindings: arm: fsl: add i.MX952 EVK board Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20251222-imx952-v1-v2-1-8793ec8bad6e@nxp.com> References: <20251222-imx952-v1-v2-0-8793ec8bad6e@nxp.com> In-Reply-To: <20251222-imx952-v1-v2-0-8793ec8bad6e@nxp.com> To: Rob Herring , Krzysztof Kozlowski , Conor Dooley , Shawn Guo , Sascha Hauer , Pengutronix Kernel Team , Fabio Estevam Cc: devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, imx@lists.linux.dev, linux-arm-kernel@lists.infradead.org, Peng Fan , Krzysztof Kozlowski X-Mailer: b4 0.14.2 X-ClientProxiedBy: SI2PR02CA0010.apcprd02.prod.outlook.com (2603:1096:4:194::15) To PAXPR04MB8459.eurprd04.prod.outlook.com (2603:10a6:102:1da::15) Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-MS-Exchange-MessageSentRepresentingType: 1 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: PAXPR04MB8459:EE_|DU4PR04MB11457:EE_ X-MS-Office365-Filtering-Correlation-Id: c52a5244-3945-4130-17e9-08de40fb671d X-MS-Exchange-SharedMailbox-RoutingAgent-Processed: True X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0;ARA:13230040|1800799024|376014|366016|52116014|7416014|19092799006|38350700014; X-Microsoft-Antispam-Message-Info: =?utf-8?B?VDNOeitiL1lBTDhCMXo5dll3OWU0YkxLZ0VjTEI3TGFUVmZERWZRZHNPQlg1?= =?utf-8?B?SC9PV1dvbmpwcm9HZWVMT3pTbVE2US84S1oyUTZQbmY5Wm52QWJVS3FKaEhE?= =?utf-8?B?ODZmbmpEMitESmEyRU1IdStLL3dhQUdjVk9ZNW1KSmF0UTNrSmYvMlZrZWY1?= =?utf-8?B?RC9DUTlONnkvSlVqYVp1MFp4ZU90dWhHbWVXWkxENXdqNm5pRjZWR0Y0NC9Q?= =?utf-8?B?UysxdVBuOHVsZkxXRHNkQjRGTm5kYVVYaFFMdDRtaGRwWC9xTURPSko3bUVX?= =?utf-8?B?SlMvMElYU1NPdzhVUmVsczFlVm5WN21MNDlHQjVrRDZvSWF5Ylg3N21tNVRR?= =?utf-8?B?K3FPcUdDZjNmTnFKVFZ1OVNUeXNPdWxTOUltVUtLblVYRlgwS2ljSWZuNDZn?= =?utf-8?B?SXRXaWM2K01DaEZTcVRDUnlYSTNwanRwVkZiVFpwYVdxWmQ3a2prYjVKRmtZ?= =?utf-8?B?czM2TklOL1pyNU5JSWZ1TGdiNzR5MlNUR1pOUlpsSE0yL3B3RUlPZmh1TjVR?= =?utf-8?B?d2xobzdzR0E0eldlc25WQTdhYk9CVlpRRTRWUnV0Yk5wNElHd0hTem43K09D?= =?utf-8?B?OWMvd0VqcHVuc1Q1ekFkR0dyU3RwVHVDZnpkbHBpUEx6S3lWZG56K1Z4OE9v?= =?utf-8?B?bVVIeUpVZHZacVFuRFRKV2ErVmR4elcwUVp1WUIvSXpnYWxZalIrMElLRGZ5?= =?utf-8?B?S1BFWkN5eEdrYzBObGFEd3JEY2w3RCsvY0JuZmdRdFlwWGVRMVM0THlqaXcr?= =?utf-8?B?MDE3Q0x4NmtTZjFHdWZ1elhjejFqV0lEQWE0cTYyUjk0Tzd1d0pGanVmbTZW?= =?utf-8?B?WkxzaDB6STlQbjExclBJUmRxNlE1OGw3MDhIR0RvN0NDVVNLTjBqUk1wUmpO?= =?utf-8?B?V0JmMU85Zy8xQmZkWDMxZHIvbThoT1RSVXIrV2tpSkw2aWlUdDdiT1BHWGNT?= =?utf-8?B?SWkwYnBvMENRaFNCT1dpTEdxalFwRkZZWWY0WXdqbkwxOG00SlhwWlBmTEJa?= =?utf-8?B?VFRIT0FTNW1oWnF4aGtHVUlrTGwvNFhsQ2R4b3RUYU1XZlBhaHR4SG9DU2tS?= =?utf-8?B?VHhUSHEyWUhDZVROZlBGekVZNDcvekNoYStPQXExWE9DYVhoYXlkWGJSZkRK?= =?utf-8?B?eVlmRGVUL0ZaTlBqUS9IMmNBNDNCbmdkcFQ3VStMaGdzN1docG5CaU1NSmpG?= =?utf-8?B?djJkNGNVVXRXTlNqYUZIZjZ4NlAySE5MaXlNOG4rMjVIZjAvYTYvb1ZIenFr?= =?utf-8?B?blVmNEo2NlpZZnc5RE5JUmFDMjRNSk9rbGdHSnhhZ1I4TGR1RzZaK2hrWjR5?= =?utf-8?B?RzZMS29tdE9NcUVnTWVIQ1Q5ck8ra2NlQkNSR01pa0V0ajRoQXEwT1hkUEY4?= =?utf-8?B?MXhCWERqNXZEOUVDZURHRXZyZ05xL0pFbzB5ZnNndnpPOEJhbzY5Umw0UktJ?= =?utf-8?B?V1ZyNE80TXpTblYwVVNiVjgzaUpIN3htRFRBZE9qLytIU3dPYW9KNVo5SjFm?= =?utf-8?B?WDR0ZzlsSmNSSnVyYkZZY2JTaDZ4aFcrU29XbzdLRUNhWWxYbWxVeStVV2Rt?= =?utf-8?B?Rk00TzE0RXU4TnBCaGJJWFdacGlROU1rNC9zSElCVytWbzdzb0xGYWE5UjVx?= =?utf-8?B?MGlRTTIrUzFlTEJGM2pQUnFyYUVWM1RvaStEZjd4azZXY3phTnlHT1VocmJt?= =?utf-8?B?K2R6RWJYd2hJR0lVaTc0RFZHdE1rSGt4SjNiRXE2clZSQWd0Y0h5OEtuVVBS?= =?utf-8?B?aUhYZzJLeDFPclFaZjZObVZFbkxZT3hKV0tEV0h6S1Y0ZTVZNjlUMjhiKzlS?= =?utf-8?B?MFJiWmJDSmRyNzc0L2ZHaGJLRXl1TXJBay9aeWNUaW5oaFN5cGNkY2gzREQ3?= =?utf-8?B?ejYwa01TdVZtTkVEN2tKaWswU3IvV1ZrZTJqZUxlc0tEOVpOdXpCaWpDWC9r?= =?utf-8?B?T1FnT2NyS2pUYlM0a2ZTOXA5YmtNa1NIWUw1Tmx2VGJZQjNpbzlKSXFydDF2?= =?utf-8?B?N09nVTM2QWNlMDZlMXhaRjI2Z05YR3djMmt1QVN4RWo4MmR1ZHF4MjB5Z3FR?= =?utf-8?Q?FO3iEH?= X-Forefront-Antispam-Report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:PAXPR04MB8459.eurprd04.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230040)(1800799024)(376014)(366016)(52116014)(7416014)(19092799006)(38350700014);DIR:OUT;SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: =?utf-8?B?V2xIOU9LWk9IR1NjUVk3Nk9xMHNZMXg5ak1VM0RHY1lvQVkyR2lLT3hIQUxi?= =?utf-8?B?Z2djcUJnS08zTWxjY0k5S1ExdkxvM1BCMWNydnBKa3Q4VytkNHp6SE43R1N0?= =?utf-8?B?ZzJQQWloSE93YU9scmdMajROM1dTVUloWm1sVzVHY1R5Z0kyVVZ1V0FCWXd1?= =?utf-8?B?cmVwQU1ENmdSTms3SVN6MndrbWthQjBCVHFodERzbkpuNVZhZTJpOE96MUpw?= =?utf-8?B?aGprTElpUWZVMlFBOUxSWkFWWUp6b2k1TXA1UVBwK0RkVG5wV0VWV3hJb1lG?= =?utf-8?B?Y1dwS2x6WFU5M0R4OHBXcVhUa0ltWVhWOVkvNHE2akY2UENEUFBIOXRjUXB3?= =?utf-8?B?L3pvaUhEK2MvRnJ0N1pCdWlEZ095QnpCbVJXWWxCQlZ3dkZkNFdrT0QrVU5j?= =?utf-8?B?b2hMaStVN1dNMTFkKzBSdExUZkh3eEcrM3ZmRFJIQkFTaXM1dlg1WjJ2NEJU?= =?utf-8?B?ZDBkUkt6c1Jwc2hIa2FGWlhVRlBvOEV6aG1wTWQ1SkVReGR0STJ0UGZsdkx4?= =?utf-8?B?MEJMenkxNDI2UWo5WlR4TVdyekhxanhDNkY1Z3pjRjhtbU1ZWFQvYTFveFpN?= =?utf-8?B?RXJiT2NYd3dBUGlkRmYyZWJMMjc2dHVMZEVXRHZEcGczNTFINHJSelZmalBa?= =?utf-8?B?TXJweEtHMHlZdDRIYll2QXpsR3NOVm8rR25uMS9GdFRoejg1bHRXVSszbDZC?= =?utf-8?B?SzkveGREQjNxZEh3WERnaVV1VkR1MXFLc3hndEloYzk1Q0Z5VzlaR3RFbmtL?= =?utf-8?B?N3NTMmlKaVlGWXFpVE9Yc3djUFcrQzJRZklaeVgvaWFyb1FDbXZiaDcvNnpK?= =?utf-8?B?SGp1OTN0eWhzYlhUd1NZY0ZvZ09aM0RJSHl3QzBDVkNnM0RtR3pkd25tNHNw?= =?utf-8?B?d1U1bE5LTVoxdkIwMkNnNEZJZFZnUTUzNmUzcW9hSGYzcVRMaWZqbk53c3p3?= =?utf-8?B?MzdpWStzcEJQYWZQdEFhS2djc25HR2VXN1V4b2pjK2NWSDBBNTdqR1FTTkRy?= =?utf-8?B?a1BxVUJtWWFVcVdqTFVEdkJDUzZDZHh2RXJ0NHRsTDFpbHJxNmRZSnQ2a3FD?= =?utf-8?B?RkM2VUVMNzZBL09JTkEzYXA3YUNCeXpwdHI0SWhEVzlCblRscHRCRExvWXRR?= =?utf-8?B?UFVac2VFcGkwdjhqaDdrc0xGUkRBeUpDajExdGg1S0lEZEc1YTQyWEhydzZn?= =?utf-8?B?azNZMTJuZEJVTFc4eHhVbEMvYWt6ZVRiNzlCeWI3ZWJhSGJzNlZ5YVhwK2RI?= =?utf-8?B?ekQxR29SdytncHFEVlZ2eFVwZ09vTXJUaWVCUEsveGtCVjU3eEswU0d6aDdG?= =?utf-8?B?ajZYbGl2YUw4b1NJanhXMzJhM2RscnA1bHNoRG1PK1FvODFjd09CNDEvRC9o?= =?utf-8?B?VG9HMW9MSXRuZ1BuRU5VK0RnYTZMRXhOaWROVGFHaWhhNnRqeUdCK2VpSDE4?= =?utf-8?B?UDRyRDRBV0p1UVNGNi9MTUtQdzF1YVBGc1BOQ2tqNVhiMUNiSTQvMk1Ld1Uz?= =?utf-8?B?OXFIejBzTElCclBDQjlzRmVWUHVqU242K0xhQ29xK081VmlLdlUxRnQxRDJz?= =?utf-8?B?V0FMOFJRaTU5Tlpualp6dVNXZzZvb0thMVhrYStUOWx1QkV2OTJXazl4TEtF?= =?utf-8?B?dE54QmJqaTd6ZEJxWkpPa3Y1THZrRG5FaWpUY3dVNXVlZC9QbzlsYzFWRHNm?= =?utf-8?B?c2MxN2dNRGxESU9VOXNJbXJqRnlXQ1FlT1RqS3NsZ1IyMWhxMXE2R3FidERD?= =?utf-8?B?K1A2WG9UNnZTeklhVlhYQkxZZzlOSWdvSnBVbFpLLzk5OWNFeFYrRmhTTFQ4?= =?utf-8?B?eE5mUEEwSGx5UU40L2QvbUt0SlM4R0ViL0kxMnByYy84eHdhQXRnaWZXUDRO?= =?utf-8?B?b1BldW1lNUd2VzJPNkNMWEsvdldWT1NTUHV1ait3aEVoekM3bDJ2QnNUakpJ?= =?utf-8?B?L25jUThleCs4TE5lamhjdFIxSXVDNFphVkNIVFBqenRTWURJSzlwcGYxb3cr?= =?utf-8?B?VkZVYTFIcEJTT0FBSjAyekk4cWZIWnJ2SmRzbWg3OVZtS3p5bSsyM2kxa09U?= =?utf-8?B?Q1JaaU8ySnZVS1YydGswN0lFdGtwQk0vWHZic1Erd0FWcThtN3dFVlk1NkZX?= =?utf-8?B?d3l4UUxaWVhRWkxmbHhFVGMxQ2tUY2N1N002b0NyODhURXBGZXhJaVVmdWx3?= =?utf-8?B?NG9MdEhUZFlkK1Fyb0E2NUhiTjBLRVc3N1hySUNiTDdxaHNTSTBzTExhbkdk?= =?utf-8?B?czAwWENlNGVycU1saW13UEJvM2xUSkxYNjJXay9DSnRIU3oyTVhsTGFncHY4?= =?utf-8?B?TVJwRjFkYlY5NEVIa3dZczErRm51c05uVjlSUFYyNG1QcS9wU2M0QT09?= X-OriginatorOrg: oss.nxp.com X-MS-Exchange-CrossTenant-Network-Message-Id: c52a5244-3945-4130-17e9-08de40fb671d X-MS-Exchange-CrossTenant-AuthSource: PAXPR04MB8459.eurprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 22 Dec 2025 01:42:44.5295 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635 X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: +M+cPjXqrsbikQMrRNYaGEJYtpgOGiIQG+9VX7a645qdKYIGI2l+lFcKfTIZoywaODM+XeVBr7YY88s7G0kljQ== X-MS-Exchange-Transport-CrossTenantHeadersStamped: DU4PR04MB11457 From: Peng Fan Add DT compatible string for NXP i.MX952 EVK board. Acked-by: Krzysztof Kozlowski Signed-off-by: Peng Fan Reviewed-by: Daniel Baluta --- Documentation/devicetree/bindings/arm/fsl.yaml | 6 ++++++ 1 file changed, 6 insertions(+) diff --git a/Documentation/devicetree/bindings/arm/fsl.yaml b/Documentation= /devicetree/bindings/arm/fsl.yaml index 68a2d5fecc43b06711e2efce61ac1fc2794b79bc..b3a6f72341fcddd05ec21912e97= 5878c9d0fed73 100644 --- a/Documentation/devicetree/bindings/arm/fsl.yaml +++ b/Documentation/devicetree/bindings/arm/fsl.yaml @@ -1436,6 +1436,12 @@ properties: - toradex,verdin-imx95-19x19-evk # i.MX95 Verdin Evaluation= Kit (EVK) - const: fsl,imx95 =20 + - description: i.MX952 based Boards + items: + - enum: + - fsl,imx952-evk # i.MX952 EVK Board + - const: fsl,imx952 + - description: PHYTEC i.MX 95 FPSC based Boards items: - enum: --=20 2.37.1 From nobody Sun Feb 8 19:25:01 2026 Received: from DUZPR83CU001.outbound.protection.outlook.com (mail-northeuropeazon11012055.outbound.protection.outlook.com [52.101.66.55]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 52B2A3009C7; Mon, 22 Dec 2025 01:42:51 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=fail smtp.client-ip=52.101.66.55 ARC-Seal: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1766367778; cv=fail; b=ghEV6++iuwgGcDUkNzgcXugiDqLpckqIKNvjclh0BO/ztNckzrOvFy1giEoy0ySluXWecaFVrxxLcU5Imsg2Fm73bDQThywS/MAFlSP6flETGzq42i66IYgS3Eq4Gcniene8fzlMdlCt4z4MIZ/GdJvyljJqR8M6hwAPVa70Pfo= ARC-Message-Signature: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1766367778; c=relaxed/simple; bh=ipT3ALRBOEutwq3Yilsetyvz52pIApjPNx6ce6VP/hw=; h=From:Date:Subject:Content-Type:Message-Id:References:In-Reply-To: To:Cc:MIME-Version; b=js6Xt7RMXqfojLv3BXA69z7+IvXkxRsvVSlFcwkedFJ9xfMm2kw2b0VOgYjHaEyVqXSjBeQ2U96tUi55Xh3nhQvAVvovHN+7T4ohSkQ+eUeSzoiz3t5w0Y45U+HPuGOpqLiyz253A14Bztfh5pXkm3dEDGK6nw8Eodr3gU42WYI= ARC-Authentication-Results: i=2; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=oss.nxp.com; spf=pass smtp.mailfrom=oss.nxp.com; dkim=pass (2048-bit key) header.d=NXP1.onmicrosoft.com header.i=@NXP1.onmicrosoft.com header.b=qzSf/XIl; arc=fail smtp.client-ip=52.101.66.55 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=oss.nxp.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.nxp.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=NXP1.onmicrosoft.com header.i=@NXP1.onmicrosoft.com header.b="qzSf/XIl" ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=JjLE0PjPTeephipSLu+yLM+ufMpdhstKQJZ5V4pLFWxDcECWpOpyuIzP+tG8D/notaarwyOcTg9lkC41Jp1ZIgqBn+FbGoUz8T4h/eF9cetPOKbhGu9xfMfjHZyrjP3qOf87xqwqjc8/w4jZCvrmLDn36zQlt5cyYHZFXwJ496qOwa+AAJgMzY4KCUK1n+L60nAyt1XJM+1o/9ZbQ+oCGaWBm2eAnyC5rDB+kzRw97Vjma8AfMTKGwSpLjWbvqqlVn61YSZtaJEp45C1aCjQxN7A7mohNW6GwSCPgCZf+ThC/58o8EulZ21J6NWOQPFarHe52oVmw1Ck++0odaIJXg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=lj40vv9SjoKz9XhTZuIFbkaqpVcbA3E7Y8m3junjr0s=; b=gyJoKYERlEzibpF75o2uZi8qLVxJ1B9h64CLtUKCzBJwVg5NkP+wflHbcu9OAizSuH/z6DNCUD3V9u8Zk2HG6luxjKqT/PkCh7ElJINwem7S6kCQeXHb6ewuCvxpRXBDDTia7+VBTKjv07H7q20U0Golt3UDfiULBWozdArox+7+ouwshTwQa45kMlpX0kbIj+eb/UkPFNyWYr/WBQjUqKiWyPPJIeKRXlsGA2RUerGK+WQ8RlFgEB679ij6HOOQ+yuIgw+VZLLObNGsToDPi86bvH6REl1RBTov7PNaOEWwiCX14SwqK2lXSq3JUTbTv7lBhcGHAM6DuYLmY8TL/g== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=oss.nxp.com; dmarc=pass action=none header.from=oss.nxp.com; dkim=pass header.d=oss.nxp.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=NXP1.onmicrosoft.com; s=selector1-NXP1-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=lj40vv9SjoKz9XhTZuIFbkaqpVcbA3E7Y8m3junjr0s=; b=qzSf/XIlPaaPOpjHoOiFb+9BJlqkg+sxxztoeF4YVWq5PCyuUnErIh8IW9/fUVAMHAKGnr37xflsszjt2iDEjATdPbBgK6WeoQXl6m8dMGcD+397Kz5RmY5uccC60iIoq/Ipc1U4qnumO2dDIl8pGT6fb/em/22t+S2taxehxom+89j0whQVYyQFBQWY30amcndkkhJSjwumA0E7lrdzUIj0lskwqSJ0WCf9FdKDZUAaQRNRGiU02Nxvtg/WRWkBTogz28MOfsjgociKMe7TVNM7w6fSdZUttC4qgVRlkJtapK5PFFEXlJX4sKNhSLa6+M9SXHu71SZl1YM+/m3qaA== Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=oss.nxp.com; Received: from PAXPR04MB8459.eurprd04.prod.outlook.com (2603:10a6:102:1da::15) by DU4PR04MB11457.eurprd04.prod.outlook.com (2603:10a6:10:5ed::7) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9434.11; Mon, 22 Dec 2025 01:42:49 +0000 Received: from PAXPR04MB8459.eurprd04.prod.outlook.com ([fe80::165a:30a2:5835:9630]) by PAXPR04MB8459.eurprd04.prod.outlook.com ([fe80::165a:30a2:5835:9630%4]) with mapi id 15.20.9434.009; Mon, 22 Dec 2025 01:42:49 +0000 From: "Peng Fan (OSS)" Date: Mon, 22 Dec 2025 09:42:15 +0800 Subject: [PATCH v2 2/3] arm64: dts: freescale: Add initial device tree for i.MX952 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20251222-imx952-v1-v2-2-8793ec8bad6e@nxp.com> References: <20251222-imx952-v1-v2-0-8793ec8bad6e@nxp.com> In-Reply-To: <20251222-imx952-v1-v2-0-8793ec8bad6e@nxp.com> To: Rob Herring , Krzysztof Kozlowski , Conor Dooley , Shawn Guo , Sascha Hauer , Pengutronix Kernel Team , Fabio Estevam Cc: devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, imx@lists.linux.dev, linux-arm-kernel@lists.infradead.org, Peng Fan X-Mailer: b4 0.14.2 X-ClientProxiedBy: SI2PR02CA0010.apcprd02.prod.outlook.com (2603:1096:4:194::15) To PAXPR04MB8459.eurprd04.prod.outlook.com (2603:10a6:102:1da::15) Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-MS-Exchange-MessageSentRepresentingType: 1 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: PAXPR04MB8459:EE_|DU4PR04MB11457:EE_ X-MS-Office365-Filtering-Correlation-Id: 26e05a4c-1363-4101-6b6b-08de40fb69b7 X-MS-Exchange-SharedMailbox-RoutingAgent-Processed: True X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0;ARA:13230040|1800799024|376014|366016|52116014|7416014|19092799006|38350700014; X-Microsoft-Antispam-Message-Info: =?utf-8?B?TXU0RU9wa21FQ0YrVFgxK2lkU1Z2TER1RWd4cFdSVEE4a3dkM1QrdGg4MXN4?= =?utf-8?B?UW16SnI2THdBUGNSMEZDcVRVbERPSjJxM2JaVlliZFpyUXg4emRLREViWGM5?= =?utf-8?B?ak5NbzMyZytuZkFyTmRtMWdvcm9nUFZ1M3BSbWZEVzRoaGZXelFLemZ1VmdO?= =?utf-8?B?Wk9PZWZDbUx6TWNTVjdsOHcwSjdNZTBCYVJPeXN2ZHNaa1RqUjNYcFBQL0l5?= =?utf-8?B?b2tPSmhqckh5MHhCWVduNFJZaDBtMXU0bnJnaHVDSFdSZ21FUS9NdENXbjN6?= =?utf-8?B?dWFUTUlTMlpMY2Y5anpMZ0picUE5NnYzS2R0WjFRY0tob3JSUjMveS9hNnlK?= =?utf-8?B?QnIyN0dLazdXOU1XRjE1N3ArYmxwZXpPNjdaK0tZdHI4S1ZPTzFVcEpkNzVx?= =?utf-8?B?WVpmYlkxcFpnUm9iYmZHODAxUVRRUWhzckttMk9EUzdFRm9Yc3ZNU3N5M3N1?= =?utf-8?B?NW9zUkN3Rk53MHdHWEMwQmZJRU81VGZKaitsSTZEM3BLb2VDOUY2UVdGUWRX?= =?utf-8?B?bVRxUE05ODVnM3pXMTJCQUpyYnNOV0VaZGdibjNYckxXOWJvTW12cUtSM0VC?= =?utf-8?B?M2xvajVIQ0QrUzRrMVM3OTl2a3VMdU9Hb2pQdU0xekgrR2t4TzEwYmdUVEFx?= =?utf-8?B?M0lRdjR3UnNwTWg3MnZhTkRHVlI1UDlTVU1Oc0lDaWtjd2JiSTFDelRrcjYx?= =?utf-8?B?K1YwNW1zZUw1ODFVVU5icnAzbjdwUURzalJ6RjVQUVlmTkVLVzJnOHJJWVNS?= =?utf-8?B?R0dCTjVobEFHbmtFSzgwRm1SMFY5TDVzR1dOMHk3aWtDZGwyL2xTV29OWm0v?= =?utf-8?B?TWI1RCtXZTBlWEVaZFduT0tqUm52SktTcDJ4NFpIZ0N2d2RRRHFXUnJCMDAw?= =?utf-8?B?QUVSa1ArTnRUdGJVRVFtRTNCTDc5WW1yZ0loVlhaUjBaVlRSUE5TMWd0VUhl?= =?utf-8?B?UmlNN2gwbnZBTVhSbFN1TXJvWmREeWV0anhWazJnV0FKLzJacUpWYU5ZbmRK?= =?utf-8?B?WVNxbi8wL1BUSjI5a3M1empSVEJyOC9Ud2FxQjRkYWZwNXpsa0hTNnlLQUQ0?= =?utf-8?B?cTlpSExuOHJpa2FvSWZOVDhha1Z6SW1JL0pybEVEcWRIYnpYaHdVQkxmbC9s?= =?utf-8?B?OUVySkdQblRZNEsrSkk4Rzk2Y0poY08xcFozaTVSZ0NFYUN0ekNGMHNZUzUr?= =?utf-8?B?cUJ6WlV0NkkxVTdpcUVtai9scEZMQndQamVFNkpxWnpBRGpuYjlNbWNkT3Bw?= =?utf-8?B?RERVc0ZVcGRmQ0NZSWQ1WTJOcnJNdXdVS085U2lNZHFKYUJ1OHhyUVVoRFV4?= =?utf-8?B?T1k1RzhoZ2dnQnBpMTZ4SnFDVmRQdDdHeDFKcXJVWXVmS0xFcVZhcVgrMHNK?= =?utf-8?B?c29TZGpFWVY5c2NZTWZkd2xUc0sySXRzSENja1FrUmpaTlhGNkowZkoxb3RN?= =?utf-8?B?T3NRWHdUak54VVM0OFVxWDl1bVZIZjVMKyszQW9rdGltNVNZenFuR25NeEpk?= =?utf-8?B?VkEwZk9vMmJjN2ZsNnhKODBSSUJXcWJ1QjVDeTNtK0NmNEI2dC8rc0NMM0Va?= =?utf-8?B?dTFRU0xOcmZGRlNFVVhvZ1Q5Q0xEdnZhREdTVHhsM0FPUnFRNi9iNTVIbXlE?= =?utf-8?B?ZmdqN21FV1NFa0JXZVhUZUZEcnhwbmZxVVlpQ0JhTzlkakFKR3hsWDFzSVBU?= =?utf-8?B?UlJvOHR4WlNxQW0ySU1aZVN5ODc3b0E3TVI1MzlPQlhLbWt5Sm5lM3lRci9T?= =?utf-8?B?NXNzOXVNbDNPdG4zY0l1TC9FeUlhYWdTTDl3blkvRm5SRFVOK3FiTWk2cE9R?= =?utf-8?B?RU82WG5yT0tiQVdhSUhza1NxTWI1dTNqaHNiYVFMblUrclgwb2VhSktaNmJW?= =?utf-8?B?QmpraXhvc0dtQUZZSkxnY2MvSm5ER3J2aFR2THpYYjkycFowWVU4bXhzc1dm?= =?utf-8?B?d21xL1d6cWFtbEQzcENuVllwZEFGbkR2cnhpVWE3OG9XUlNBQTNwaG9POS80?= =?utf-8?B?ankzcll3UXNxdE5Bc3pTUVN2cHB2ZXVBSFZ0czltR1k2Sjd3c0JGTURaSURV?= =?utf-8?Q?f561YL?= X-Forefront-Antispam-Report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:PAXPR04MB8459.eurprd04.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230040)(1800799024)(376014)(366016)(52116014)(7416014)(19092799006)(38350700014);DIR:OUT;SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: =?utf-8?B?c3VYNktTV1lreWREWUNRQTNyVUIwV2h0RkNkSU8xOUt3aHluN1hPQ0l2TzUr?= =?utf-8?B?MzRWME14eUZhVCtFRzRZZFI0SWFaSkFzRnNFQjFJWTFPdmRBMkpCd2NyaGw0?= =?utf-8?B?aG56eUliUUhQNG1jbG9LOGphZUhZRVo3cEhWb1ZDSGlzczQvM3VJd0VEVVZU?= =?utf-8?B?NmN2cVFDVFE2QTRGdUxSQWhBTFRla3YrNmNSMEZGZHdUdEJ5VjlJcXdiODNX?= =?utf-8?B?bzRnZXI5Z1cwSGNrVndRWFNPU28zcVBPSkFrV09GNkFuWlQvdm1KQ1g1WDIw?= =?utf-8?B?NUN5UC9xYTZKZWYxQmJVQ2F0cVFST0lKUmNXekFPYTl1QThUaWxQYktWa3BQ?= =?utf-8?B?Ty93N1RRNTZxamZxNGUxcUNwYjRtS0V2WEZoMjNlcnZBOHl2UWVnWnkxRkI5?= =?utf-8?B?WHFiSXhWK2tXSVVnVk53VWNzdU96UHhkMXpRV2UxdzdBNGJFTEQ2VjMyS3FV?= =?utf-8?B?SXBXTzdJMFBiSjR5QnFQeUo5TGZyUm5BK3BicjRjQ0QyTVlNUitJNU1vbWt2?= =?utf-8?B?Z3Y1THJrcW5jTHYxaHYzdHZUZCtzMUUvQ3c4UDIrR2c4UFBQTHl3czd6WmZO?= =?utf-8?B?aHZSbUxYc2NNZDhFRUJwQkN2ZWVFNlNDRlZZVXB2QlJKMUVjSnFsTERUTWpz?= =?utf-8?B?OWUzVTBSZ2VZYUxkbjBDdjMrVElFQS9MQmhoelhGQVRwd3VNcVZqWUZMck9J?= =?utf-8?B?SlBDZmhCM3VuMjh0WGM4MzN4b242aG84WW02WTRzVFJUSFZGNTExc0RpK0Fs?= =?utf-8?B?ZEtFM3lTeTJuYkZaSjl0UllXTzZUWXp2MGljZWdTTUpzVUc2YUpKR0g0SCtu?= =?utf-8?B?QzZSdnN3cXRwOFJ3RnpDZHEza3RJcHNFUEptR0RtUWFDMzFzbWxFY09iaXpu?= =?utf-8?B?TzVsdTdXZEJ6ZUFlLzFTemR5TjFsNDRCNlR5OGZuT2p6RHVicFZGRW5zSkx4?= =?utf-8?B?QlBzRm9Eb3c3OWx0NnhmSkNmR21NM3BrZWFqVGZ1cU1PcjRBQXFCT1h1SzV5?= =?utf-8?B?S1BHSTRxT21MejQ3K1FZbmRwSXhKZ09qVm5xSldIaFhkdmY4Z3hOOXFubk00?= =?utf-8?B?MzBuSzBIN3Q4WEt5T1FkdkFEaEdwUERIcE9ML2tZeDNSb1RTNDRPUGlyNzlB?= =?utf-8?B?ZzBBTzZrOVYzYkUxM1R3ZXdhSi9zdVMzayt0Z0FXcFVWOTVzR0wrY2E1TmRh?= =?utf-8?B?ZFhaMDRqWmVDUTRuSzhtYXloYTJzRnBnR21WTzhVUFhNRGs2anE1T0czOFNh?= =?utf-8?B?OUlWZDQ4ekVIaFlwa2ZDWnUvZlhoS3BVdFdnMzJBYzk5Q2xpVEdKK3hRUVVt?= =?utf-8?B?NFV4STEyMzZEd0xSM0JjTXFrMStWQ2FKTFR6aElaN1h0eG1WdjhoWTBkVDNy?= =?utf-8?B?a1JKU09EaHl2RXJuNGhlTklZSmI3UGFmdmQrbWFQc3hEQTZsWkJONjdiRDIz?= =?utf-8?B?K2FVOG5INnBCL3VCUWY0dVpvQ2k4WEtxb0ppWVhseG1hOVFTS09WTkM0L2pO?= =?utf-8?B?V2U0dXVsbjY4QnQ0RzZyTGh4TlZYR0Y3RTBVZldCUHB6R0VoRnN3UG1aN0pL?= =?utf-8?B?c2VyTUYybDI0M1g3N0hoY2lsOEhWSnJNV2RMSVJqWXUxdlNIdDF4WEdwYklj?= =?utf-8?B?QVhhZ3VkZ0U0ZVFwOFdjVDNnd1RnUUtTYmVZTjhjMjF5aGFKKzR2ZjJ5dVRo?= =?utf-8?B?T1NyVUF0ZkNTOTJtYmtxYkVSNFhGSXZsRHdQbjFpYjFTOG5DMHZaZkVEc1FM?= =?utf-8?B?M1pCeVFCc2phdFZzOVJrWXo1ZTNYd211YW5TTEV5TnllbEc2T1VDVFJ2OFVs?= =?utf-8?B?cUtEK2lWcTFMRzl6ZmJ2TXZudzBPMGtPamNxSUd0Tm11U0gvblpySE1Fb3BI?= =?utf-8?B?OFFMbDFvQkRvOHVBODVxU3RQMjRrb25zbSszemI3SFBHZ0pkN3VqNVdnZFVG?= =?utf-8?B?akQ2WHpVUjhDWWdESkoxK0JLQ0VabG5ROVVsOTNXZVBxVm9HSlZsV0hjV0dj?= =?utf-8?B?ei9yRUlBTFBjOG4vQzBwK3pKV2puNkNPOEdtTng0WW1iUHVpQStueGpYa3RQ?= =?utf-8?B?T3hKNnhwelQ5S09NN3VKd0xGV1Z4UWphdnN6dW1ucUxPZEVEWVRMZFlidTkv?= =?utf-8?B?eFk3WlBoVnhkNDBLRDlKK1V2U0NhTEs2aG0raSt2cnJJQlhmMFdmUU5VWFBS?= =?utf-8?B?R2pCZ3ZrcXkrWGdNdjVIZERzNEc1WEJqUEVQd0JpT2QxV2c3L3F2VW9sMjhi?= =?utf-8?B?NEtzSXVnc3ZDM3RzbVYzYzZRK3Q4TzdNQ0c5WnliRnErTkttK1ZOMW1JSzd6?= =?utf-8?B?TjV5Q256K2diY1AydlB5WEllZlpFTXBTNW1ZVzludTFnTDk2eWcwQT09?= X-OriginatorOrg: oss.nxp.com X-MS-Exchange-CrossTenant-Network-Message-Id: 26e05a4c-1363-4101-6b6b-08de40fb69b7 X-MS-Exchange-CrossTenant-AuthSource: PAXPR04MB8459.eurprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 22 Dec 2025 01:42:49.2489 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635 X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: tloBs6xpRsDomPbsBPKY54CmJFppDiLsji5871ZSBdvKwFTBLKX7huKpwz6pgegoIPfMpc8RTiWyqy2s21incA== X-MS-Exchange-Transport-CrossTenantHeadersStamped: DU4PR04MB11457 From: Peng Fan i.MX952 is designed for AI-powered sensor fusion and vision sensing applications, it features 4 Corte-A55, 1 Cortex-M33, 1 Cortex-M7 and NXP eIQ NPU and advanced graphics, video and advanced security with edgelock. Product info could be found at: https://www.nxp.com/products/i.MX-952 The basic device tree includes: - clock, pin, power header files - device nodes: CPU[0-3], SCMI firmware, Interrupt Controller, Sys counter, eDMA, MU, SPI, UART, I2C, USB and etc Signed-off-by: Peng Fan --- arch/arm64/boot/dts/freescale/imx952-clock.h | 215 ++++ arch/arm64/boot/dts/freescale/imx952-pinfunc.h | 867 ++++++++++++++++ arch/arm64/boot/dts/freescale/imx952-power.h | 44 + arch/arm64/boot/dts/freescale/imx952.dtsi | 1248 ++++++++++++++++++++= ++++ 4 files changed, 2374 insertions(+) diff --git a/arch/arm64/boot/dts/freescale/imx952-clock.h b/arch/arm64/boot= /dts/freescale/imx952-clock.h new file mode 100644 index 0000000000000000000000000000000000000000..7d6f6635dc078605090048f17da= 61d75d2a32f3e --- /dev/null +++ b/arch/arm64/boot/dts/freescale/imx952-clock.h @@ -0,0 +1,215 @@ +/* SPDX-License-Identifier: GPL-2.0-only OR MIT */ +/* + * Copyright 2025 NXP + */ + +#ifndef __CLOCK_IMX952_H__ +#define __CLOCK_IMX952_H__ + +/* Clock Source */ +#define IMX952_CLK_EXT 0 +#define IMX952_CLK_OSC32K 1 +#define IMX952_CLK_OSC24M 2 +#define IMX952_CLK_FRO 3 +#define IMX952_CLK_SYSPLL1_VCO 4 +#define IMX952_CLK_SYSPLL1_PFD0_UNGATED 5 +#define IMX952_CLK_SYSPLL1_PFD0 6 +#define IMX952_CLK_SYSPLL1_PFD0_DIV2 7 +#define IMX952_CLK_SYSPLL1_PFD1_UNGATED 8 +#define IMX952_CLK_SYSPLL1_PFD1 9 +#define IMX952_CLK_SYSPLL1_PFD1_DIV2 10 +#define IMX952_CLK_SYSPLL1_PFD2_UNGATED 11 +#define IMX952_CLK_SYSPLL1_PFD2 12 +#define IMX952_CLK_SYSPLL1_PFD2_DIV2 13 +#define IMX952_CLK_AUDIOPLL1_VCO 14 +#define IMX952_CLK_AUDIOPLL1 15 +#define IMX952_CLK_AUDIOPLL2_VCO 16 +#define IMX952_CLK_AUDIOPLL2 17 +#define IMX952_CLK_VIDEOPLL1_VCO 18 +#define IMX952_CLK_VIDEOPLL1 19 +#define IMX952_CLK_SRC_RESERVED20 20 +#define IMX952_CLK_SYSPLL1_PFD3_UNGATED 21 +#define IMX952_CLK_SYSPLL1_PFD3 22 +#define IMX952_CLK_SYSPLL1_PFD3_DIV2 23 +#define IMX952_CLK_ARMPLL_VCO 24 +#define IMX952_CLK_ARMPLL_PFD0_UNGATED 25 +#define IMX952_CLK_ARMPLL_PFD0 26 +#define IMX952_CLK_ARMPLL_PFD1_UNGATED 27 +#define IMX952_CLK_ARMPLL_PFD1 28 +#define IMX952_CLK_ARMPLL_PFD2_UNGATED 29 +#define IMX952_CLK_ARMPLL_PFD2 30 +#define IMX952_CLK_ARMPLL_PFD3_UNGATED 31 +#define IMX952_CLK_ARMPLL_PFD3 32 +#define IMX952_CLK_DRAMPLL_VCO 33 +#define IMX952_CLK_DRAMPLL 34 +#define IMX952_CLK_HSIOPLL_VCO 35 +#define IMX952_CLK_HSIOPLL 36 +#define IMX952_CLK_LDBPLL_VCO 37 +#define IMX952_CLK_LDBPLL 38 +#define IMX952_CLK_EXT1 39 +#define IMX952_CLK_EXT2 40 + +/* Clock ROOT */ +#define IMX952_CLK_ADC 41 +#define IMX952_CLK_RESERVED1 42 +#define IMX952_CLK_BUSAON 43 +#define IMX952_CLK_CAN1 44 +#define IMX952_CLK_RESERVED4 45 +#define IMX952_CLK_I3C1SLOW 46 +#define IMX952_CLK_LPI2C1 47 +#define IMX952_CLK_LPI2C2 48 +#define IMX952_CLK_LPSPI1 49 +#define IMX952_CLK_LPSPI2 50 +#define IMX952_CLK_LPTMR1 51 +#define IMX952_CLK_LPUART1 52 +#define IMX952_CLK_LPUART2 53 +#define IMX952_CLK_M33 54 +#define IMX952_CLK_M33SYSTICK 55 +#define IMX952_CLK_RESERVED15 56 +#define IMX952_CLK_PDM 57 +#define IMX952_CLK_SAI1 58 +#define IMX952_CLK_RESERVED18 59 +#define IMX952_CLK_TPM2 60 +#define IMX952_CLK_RESERVED20 61 +#define IMX952_CLK_CAMAPB 62 +#define IMX952_CLK_CAMAXI 63 +#define IMX952_CLK_CAMCM0 64 +#define IMX952_CLK_CAMISI 65 +#define IMX952_CLK_CAMPHYCFG 66 +#define IMX952_CLK_MIPIPHYPLLBYPASS 67 +#define IMX952_CLK_RESERVED27 68 +#define IMX952_CLK_MIPITESTBYTE 69 +#define IMX952_CLK_A55 70 +#define IMX952_CLK_A55MTRBUS 71 +#define IMX952_CLK_A55PERIPH 72 +#define IMX952_CLK_DRAMALT 73 +#define IMX952_CLK_DRAMAPB 74 +#define IMX952_CLK_DISPAPB 75 +#define IMX952_CLK_DISPAXI 76 +#define IMX952_CLK_DISPLPSPI 77 +#define IMX952_CLK_DISPOCRAM 78 +#define IMX952_CLK_DISPPHYCFG 79 +#define IMX952_CLK_DISP1PIX 80 +#define IMX952_CLK_DISPCDPHYAPB 81 +#define IMX952_CLK_RESERVED41 82 +#define IMX952_CLK_GPUAPB 83 +#define IMX952_CLK_GPU 84 +#define IMX952_CLK_HSIOACSCAN480M 85 +#define IMX952_CLK_HSIOACSCAN80M 86 +#define IMX952_CLK_HSIO 87 +#define IMX952_CLK_HSIOPCIEAUX 88 +#define IMX952_CLK_HSIOPCIETEST160M 89 +#define IMX952_CLK_HSIOPCIETEST400M 90 +#define IMX952_CLK_HSIOPCIETEST500M 91 +#define IMX952_CLK_HSIOUSBTEST50M 92 +#define IMX952_CLK_HSIOUSBTEST60M 93 +#define IMX952_CLK_BUSM7 94 +#define IMX952_CLK_M7 95 +#define IMX952_CLK_M7SYSTICK 96 +#define IMX952_CLK_BUSNETCMIX 97 +#define IMX952_CLK_ENET 98 +#define IMX952_CLK_ENETPHYTEST200M 99 +#define IMX952_CLK_ENETPHYTEST500M 100 +#define IMX952_CLK_ENETPHYTEST667M 101 +#define IMX952_CLK_ENETREF 102 +#define IMX952_CLK_ENETTIMER1 103 +#define IMX952_CLK_RESERVED63 104 +#define IMX952_CLK_SAI2 105 +#define IMX952_CLK_NOCAPB 106 +#define IMX952_CLK_NOC 107 +#define IMX952_CLK_NPUAPB 108 +#define IMX952_CLK_NPU 109 +#define IMX952_CLK_CCMCKO1 110 +#define IMX952_CLK_CCMCKO2 111 +#define IMX952_CLK_CCMCKO3 112 +#define IMX952_CLK_CCMCKO4 113 +#define IMX952_CLK_VPUAPB 114 +#define IMX952_CLK_VPU 115 +#define IMX952_CLK_RESERVED75 116 +#define IMX952_CLK_RESERVED76 117 +#define IMX952_CLK_AUDIOXCVR 118 +#define IMX952_CLK_BUSWAKEUP 119 +#define IMX952_CLK_CAN2 120 +#define IMX952_CLK_CAN3 121 +#define IMX952_CLK_CAN4 122 +#define IMX952_CLK_CAN5 123 +#define IMX952_CLK_FLEXIO1 124 +#define IMX952_CLK_FLEXIO2 125 +#define IMX952_CLK_XSPI1 126 +#define IMX952_CLK_RESERVED86 127 +#define IMX952_CLK_I3C2SLOW 128 +#define IMX952_CLK_LPI2C3 129 +#define IMX952_CLK_LPI2C4 130 +#define IMX952_CLK_LPI2C5 131 +#define IMX952_CLK_LPI2C6 132 +#define IMX952_CLK_LPI2C7 133 +#define IMX952_CLK_LPI2C8 134 +#define IMX952_CLK_LPSPI3 135 +#define IMX952_CLK_LPSPI4 136 +#define IMX952_CLK_LPSPI5 137 +#define IMX952_CLK_LPSPI6 138 +#define IMX952_CLK_LPSPI7 139 +#define IMX952_CLK_LPSPI8 140 +#define IMX952_CLK_LPTMR2 141 +#define IMX952_CLK_LPUART3 142 +#define IMX952_CLK_LPUART4 143 +#define IMX952_CLK_LPUART5 144 +#define IMX952_CLK_LPUART6 145 +#define IMX952_CLK_LPUART7 146 +#define IMX952_CLK_LPUART8 147 +#define IMX952_CLK_SAI3 148 +#define IMX952_CLK_SAI4 149 +#define IMX952_CLK_SAI5 150 +#define IMX952_CLK_SPDIF 151 +#define IMX952_CLK_SWOTRACE 152 +#define IMX952_CLK_TPM4 153 +#define IMX952_CLK_TPM5 154 +#define IMX952_CLK_TPM6 155 +#define IMX952_CLK_MIPIPHYDFT400 156 +#define IMX952_CLK_MIPIPHYDFT540 157 +#define IMX952_CLK_USDHC1 158 +#define IMX952_CLK_USDHC2 159 +#define IMX952_CLK_USDHC3 160 +#define IMX952_CLK_V2XPK 161 +#define IMX952_CLK_WAKEUPAXI 162 +#define IMX952_CLK_XSPISLVROOT 163 +#define IMX952_CLK_AUDMIX1 164 +#define IMX952_CLK_ASRC1 165 +#define IMX952_CLK_ASRC2 166 +#define IMX952_CLK_GPT1 167 +#define IMX952_CLK_GPT2 168 +#define IMX952_CLK_GPT3 169 +#define IMX952_CLK_GPT4 170 + +/* Clock GPR SEL */ +#define IMX952_CLK_GPR_SEL_EXT 171 +#define IMX952_CLK_GPR_SEL_A55C0 172 +#define IMX952_CLK_GPR_SEL_A55C1 173 +#define IMX952_CLK_GPR_SEL_A55C2 174 +#define IMX952_CLK_GPR_SEL_A55C3 175 +#define IMX952_CLK_GPR_SEL_A55P 176 +#define IMX952_CLK_GPR_SEL_DRAM 177 +#define IMX952_CLK_GPR_SEL_TEMPSENSE 178 + +/* Clock CGC */ +#define IMX952_CLK_CGC_NPU 179 +#define IMX952_CLK_CGC_GPU 180 +#define IMX952_CLK_CGC_CAMISI 181 +#define IMX952_CLK_CGC_CAMISP 182 +#define IMX952_CLK_CGC_CAMCSI0 183 +#define IMX952_CLK_CGC_CAMCSI1 184 +#define IMX952_CLK_CGC_CAMOCRAM 185 +#define IMX952_CLK_CGC_HSIOUSB 186 +#define IMX952_CLK_CGC_HSIOPCIE 187 +#define IMX952_CLK_CGC_DISPOCRAM 188 +#define IMX952_CLK_CGC_DISPSEERIS 189 +#define IMX952_CLK_CGC_DISPDSI 190 +#define IMX952_CLK_CGC_NOCGIC 191 +#define IMX952_CLK_CGC_NOCOCRAM 192 +#define IMX952_CLK_CGC_NETC 193 +#define IMX952_CLK_CGC_VPUENC 194 +#define IMX952_CLK_CGC_VPUJPEGENC 195 +#define IMX952_CLK_CGC_VPUJPEGDEC 196 +#define IMX952_CLK_CGC_VPUDEC 197 + +#endif diff --git a/arch/arm64/boot/dts/freescale/imx952-pinfunc.h b/arch/arm64/bo= ot/dts/freescale/imx952-pinfunc.h new file mode 100644 index 0000000000000000000000000000000000000000..debe6ede2d7038d6740dab993cf= 0619296b94e73 --- /dev/null +++ b/arch/arm64/boot/dts/freescale/imx952-pinfunc.h @@ -0,0 +1,867 @@ +/* SPDX-License-Identifier: (GPL-2.0-only OR MIT) */ +/* + * Copyright 2025 NXP + */ + +#ifndef __DTS_IMX952_PINFUNC_H__ +#define __DTS_IMX952_PINFUNC_H__ + +/* + * The pin function ID is a tuple of + * + */ +#define IMX952_PAD_DAP_TDI__WAKEUPMIX_TOP_TDI 0x00= 00 0x0230 0x05FC 0x00 0x00 +#define IMX952_PAD_DAP_TDI__NETCMIX_TOP_MQS2_LEFT 0x00= 00 0x0230 0x0000 0x01 0x00 +#define IMX952_PAD_DAP_TDI__NETCMIX_TOP_NETC_TMR_1588_ALARM1 0x00= 00 0x0230 0x0000 0x02 0x00 +#define IMX952_PAD_DAP_TDI__WAKEUPMIX_TOP_CAN2_TX 0x00= 00 0x0230 0x0000 0x03 0x00 +#define IMX952_PAD_DAP_TDI__WAKEUPMIX_TOP_FLEXIO2_FLEXIO_30 0x00= 00 0x0230 0x0000 0x04 0x00 +#define IMX952_PAD_DAP_TDI__WAKEUPMIX_TOP_GPIO3_IO_28 0x00= 00 0x0230 0x0000 0x05 0x00 +#define IMX952_PAD_DAP_TDI__WAKEUPMIX_TOP_LPUART5_RX 0x00= 00 0x0230 0x059C 0x06 0x00 + +#define IMX952_PAD_DAP_TMS_SWDIO__WAKEUPMIX_TOP_TMS 0x00= 04 0x0234 0x0600 0x00 0x00 +#define IMX952_PAD_DAP_TMS_SWDIO__WAKEUPMIX_TOP_FLEXIO2_FLEXIO_31 0x00= 04 0x0234 0x0000 0x04 0x00 +#define IMX952_PAD_DAP_TMS_SWDIO__WAKEUPMIX_TOP_GPIO3_IO_29 0x00= 04 0x0234 0x0000 0x05 0x00 +#define IMX952_PAD_DAP_TMS_SWDIO__WAKEUPMIX_TOP_LPUART5_RTS_B 0x00= 04 0x0234 0x0000 0x06 0x00 + +#define IMX952_PAD_DAP_TCLK_SWCLK__WAKEUPMIX_TOP_TCK 0x00= 08 0x0238 0x05F8 0x00 0x00 +#define IMX952_PAD_DAP_TCLK_SWCLK__WAKEUPMIX_TOP_FLEXIO1_FLEXIO_30 0x00= 08 0x0238 0x04B4 0x04 0x00 +#define IMX952_PAD_DAP_TCLK_SWCLK__WAKEUPMIX_TOP_GPIO3_IO_30 0x00= 08 0x0238 0x0000 0x05 0x00 +#define IMX952_PAD_DAP_TCLK_SWCLK__WAKEUPMIX_TOP_LPUART5_CTS_B 0x00= 08 0x0238 0x0598 0x06 0x00 + +#define IMX952_PAD_DAP_TDO_TRACESWO__WAKEUPMIX_TOP_TDO 0x00= 0C 0x023C 0x0000 0x00 0x00 +#define IMX952_PAD_DAP_TDO_TRACESWO__NETCMIX_TOP_MQS2_RIGHT 0x00= 0C 0x023C 0x0000 0x01 0x00 +#define IMX952_PAD_DAP_TDO_TRACESWO__NETCMIX_TOP_NETC_TMR_1588_ALARM2 0x00= 0C 0x023C 0x0000 0x02 0x00 +#define IMX952_PAD_DAP_TDO_TRACESWO__WAKEUPMIX_TOP_CAN2_RX 0x00= 0C 0x023C 0x04A4 0x03 0x00 +#define IMX952_PAD_DAP_TDO_TRACESWO__WAKEUPMIX_TOP_FLEXIO1_FLEXIO_31 0x00= 0C 0x023C 0x04B8 0x04 0x00 +#define IMX952_PAD_DAP_TDO_TRACESWO__WAKEUPMIX_TOP_GPIO3_IO_31 0x00= 0C 0x023C 0x0000 0x05 0x00 +#define IMX952_PAD_DAP_TDO_TRACESWO__WAKEUPMIX_TOP_LPUART5_TX 0x00= 0C 0x023C 0x05A0 0x06 0x00 + +#define IMX952_PAD_GPIO_IO00__WAKEUPMIX_TOP_GPIO2_IO_0 0x00= 10 0x0240 0x0000 0x00 0x00 +#define IMX952_PAD_GPIO_IO00__WAKEUPMIX_TOP_LPI2C3_SDA 0x00= 10 0x0240 0x0530 0x01 0x00 +#define IMX952_PAD_GPIO_IO00__WAKEUPMIX_TOP_GPTMUX_INOUT0 0x00= 10 0x0240 0x0000 0x03 0x00 +#define IMX952_PAD_GPIO_IO00__WAKEUPMIX_TOP_LPSPI6_PCS0 0x00= 10 0x0240 0x0000 0x04 0x00 +#define IMX952_PAD_GPIO_IO00__WAKEUPMIX_TOP_LPUART5_TX 0x00= 10 0x0240 0x05A0 0x05 0x01 +#define IMX952_PAD_GPIO_IO00__WAKEUPMIX_TOP_LPI2C5_SDA 0x00= 10 0x0240 0x0540 0x06 0x00 +#define IMX952_PAD_GPIO_IO00__WAKEUPMIX_TOP_FLEXIO1_FLEXIO_0 0x00= 10 0x0240 0x04BC 0x07 0x00 + +#define IMX952_PAD_GPIO_IO01__WAKEUPMIX_TOP_GPIO2_IO_1 0x00= 14 0x0244 0x0000 0x00 0x00 +#define IMX952_PAD_GPIO_IO01__WAKEUPMIX_TOP_LPI2C3_SCL 0x00= 14 0x0244 0x052C 0x01 0x00 +#define IMX952_PAD_GPIO_IO01__WAKEUPMIX_TOP_GPTMUX_INOUT1 0x00= 14 0x0244 0x0000 0x03 0x00 +#define IMX952_PAD_GPIO_IO01__WAKEUPMIX_TOP_LPSPI6_SIN 0x00= 14 0x0244 0x0000 0x04 0x00 +#define IMX952_PAD_GPIO_IO01__WAKEUPMIX_TOP_LPUART5_RX 0x00= 14 0x0244 0x059C 0x05 0x01 +#define IMX952_PAD_GPIO_IO01__WAKEUPMIX_TOP_LPI2C5_SCL 0x00= 14 0x0244 0x053C 0x06 0x00 +#define IMX952_PAD_GPIO_IO01__WAKEUPMIX_TOP_FLEXIO1_FLEXIO_1 0x00= 14 0x0244 0x04C0 0x07 0x00 + +#define IMX952_PAD_GPIO_IO02__WAKEUPMIX_TOP_GPIO2_IO_2 0x00= 18 0x0248 0x0000 0x00 0x00 +#define IMX952_PAD_GPIO_IO02__WAKEUPMIX_TOP_LPI2C4_SDA 0x00= 18 0x0248 0x0538 0x01 0x00 +#define IMX952_PAD_GPIO_IO02__WAKEUPMIX_TOP_GPTMUX_INOUT2 0x00= 18 0x0248 0x0000 0x03 0x00 +#define IMX952_PAD_GPIO_IO02__WAKEUPMIX_TOP_LPSPI6_SOUT 0x00= 18 0x0248 0x0000 0x04 0x00 +#define IMX952_PAD_GPIO_IO02__WAKEUPMIX_TOP_LPUART5_CTS_B 0x00= 18 0x0248 0x0598 0x05 0x01 +#define IMX952_PAD_GPIO_IO02__WAKEUPMIX_TOP_LPI2C6_SDA 0x00= 18 0x0248 0x0548 0x06 0x00 +#define IMX952_PAD_GPIO_IO02__WAKEUPMIX_TOP_FLEXIO1_FLEXIO_2 0x00= 18 0x0248 0x04C4 0x07 0x00 + +#define IMX952_PAD_GPIO_IO03__WAKEUPMIX_TOP_GPIO2_IO_3 0x00= 1C 0x024C 0x0000 0x00 0x00 +#define IMX952_PAD_GPIO_IO03__WAKEUPMIX_TOP_LPI2C4_SCL 0x00= 1C 0x024C 0x0534 0x01 0x00 +#define IMX952_PAD_GPIO_IO03__WAKEUPMIX_TOP_GPTMUX_INOUT3 0x00= 1C 0x024C 0x0000 0x03 0x00 +#define IMX952_PAD_GPIO_IO03__WAKEUPMIX_TOP_LPSPI6_SCK 0x00= 1C 0x024C 0x0000 0x04 0x00 +#define IMX952_PAD_GPIO_IO03__WAKEUPMIX_TOP_LPUART5_RTS_B 0x00= 1C 0x024C 0x0000 0x05 0x00 +#define IMX952_PAD_GPIO_IO03__WAKEUPMIX_TOP_LPI2C6_SCL 0x00= 1C 0x024C 0x0544 0x06 0x00 +#define IMX952_PAD_GPIO_IO03__WAKEUPMIX_TOP_FLEXIO1_FLEXIO_3 0x00= 1C 0x024C 0x04C8 0x07 0x00 + +#define IMX952_PAD_GPIO_IO04__WAKEUPMIX_TOP_GPIO2_IO_4 0x00= 20 0x0250 0x0000 0x00 0x00 +#define IMX952_PAD_GPIO_IO04__WAKEUPMIX_TOP_TPM3_CH0 0x00= 20 0x0250 0x0000 0x01 0x00 +#define IMX952_PAD_GPIO_IO04__AONMIX_TOP_PDM_CLK 0x00= 20 0x0250 0x0000 0x02 0x00 +#define IMX952_PAD_GPIO_IO04__WAKEUPMIX_TOP_GPTMUX_INOUT4 0x00= 20 0x0250 0x0000 0x03 0x00 +#define IMX952_PAD_GPIO_IO04__WAKEUPMIX_TOP_LPSPI7_PCS0 0x00= 20 0x0250 0x0000 0x04 0x00 +#define IMX952_PAD_GPIO_IO04__WAKEUPMIX_TOP_LPUART6_TX 0x00= 20 0x0250 0x05AC 0x05 0x00 +#define IMX952_PAD_GPIO_IO04__WAKEUPMIX_TOP_LPI2C6_SDA 0x00= 20 0x0250 0x0548 0x06 0x01 +#define IMX952_PAD_GPIO_IO04__WAKEUPMIX_TOP_FLEXIO1_FLEXIO_4 0x00= 20 0x0250 0x04CC 0x07 0x00 + +#define IMX952_PAD_GPIO_IO05__WAKEUPMIX_TOP_GPIO2_IO_5 0x00= 24 0x0254 0x0000 0x00 0x00 +#define IMX952_PAD_GPIO_IO05__WAKEUPMIX_TOP_TPM4_CH0 0x00= 24 0x0254 0x0000 0x01 0x00 +#define IMX952_PAD_GPIO_IO05__AONMIX_TOP_PDM_BIT_STREAM_0 0x00= 24 0x0254 0x0464 0x02 0x01 +#define IMX952_PAD_GPIO_IO05__WAKEUPMIX_TOP_GPTMUX_INOUT5 0x00= 24 0x0254 0x0000 0x03 0x00 +#define IMX952_PAD_GPIO_IO05__WAKEUPMIX_TOP_LPSPI7_SIN 0x00= 24 0x0254 0x0000 0x04 0x00 +#define IMX952_PAD_GPIO_IO05__WAKEUPMIX_TOP_LPUART6_RX 0x00= 24 0x0254 0x05A8 0x05 0x00 +#define IMX952_PAD_GPIO_IO05__WAKEUPMIX_TOP_LPI2C6_SCL 0x00= 24 0x0254 0x0544 0x06 0x01 +#define IMX952_PAD_GPIO_IO05__WAKEUPMIX_TOP_FLEXIO1_FLEXIO_5 0x00= 24 0x0254 0x04D0 0x07 0x00 + +#define IMX952_PAD_GPIO_IO06__WAKEUPMIX_TOP_GPIO2_IO_6 0x00= 28 0x0258 0x0000 0x00 0x00 +#define IMX952_PAD_GPIO_IO06__WAKEUPMIX_TOP_TPM5_CH0 0x00= 28 0x0258 0x0000 0x01 0x00 +#define IMX952_PAD_GPIO_IO06__AONMIX_TOP_PDM_BIT_STREAM_1 0x00= 28 0x0258 0x0468 0x02 0x01 +#define IMX952_PAD_GPIO_IO06__WAKEUPMIX_TOP_GPTMUX_INOUT6 0x00= 28 0x0258 0x0000 0x03 0x00 +#define IMX952_PAD_GPIO_IO06__WAKEUPMIX_TOP_LPSPI7_SOUT 0x00= 28 0x0258 0x0000 0x04 0x00 +#define IMX952_PAD_GPIO_IO06__WAKEUPMIX_TOP_LPUART6_CTS_B 0x00= 28 0x0258 0x05A4 0x05 0x00 +#define IMX952_PAD_GPIO_IO06__WAKEUPMIX_TOP_LPI2C7_SDA 0x00= 28 0x0258 0x0550 0x06 0x00 +#define IMX952_PAD_GPIO_IO06__WAKEUPMIX_TOP_FLEXIO1_FLEXIO_6 0x00= 28 0x0258 0x04D4 0x07 0x00 + +#define IMX952_PAD_GPIO_IO07__WAKEUPMIX_TOP_GPIO2_IO_7 0x00= 2C 0x025C 0x0000 0x00 0x00 +#define IMX952_PAD_GPIO_IO07__WAKEUPMIX_TOP_LPSPI3_PCS1 0x00= 2C 0x025C 0x0000 0x01 0x00 +#define IMX952_PAD_GPIO_IO07__WAKEUPMIX_TOP_GPTMUX_INOUT7 0x00= 2C 0x025C 0x0000 0x03 0x00 +#define IMX952_PAD_GPIO_IO07__WAKEUPMIX_TOP_LPSPI7_SCK 0x00= 2C 0x025C 0x0000 0x04 0x00 +#define IMX952_PAD_GPIO_IO07__WAKEUPMIX_TOP_LPUART6_RTS_B 0x00= 2C 0x025C 0x0000 0x05 0x00 +#define IMX952_PAD_GPIO_IO07__WAKEUPMIX_TOP_LPI2C7_SCL 0x00= 2C 0x025C 0x054C 0x06 0x00 +#define IMX952_PAD_GPIO_IO07__WAKEUPMIX_TOP_FLEXIO1_FLEXIO_7 0x00= 2C 0x025C 0x04D8 0x07 0x00 + +#define IMX952_PAD_GPIO_IO08__WAKEUPMIX_TOP_GPIO2_IO_8 0x00= 30 0x0260 0x0000 0x00 0x00 +#define IMX952_PAD_GPIO_IO08__WAKEUPMIX_TOP_LPSPI3_PCS0 0x00= 30 0x0260 0x0000 0x01 0x00 +#define IMX952_PAD_GPIO_IO08__WAKEUPMIX_TOP_GPTMUX_INOUT8 0x00= 30 0x0260 0x0000 0x03 0x00 +#define IMX952_PAD_GPIO_IO08__WAKEUPMIX_TOP_TPM6_CH0 0x00= 30 0x0260 0x0000 0x04 0x00 +#define IMX952_PAD_GPIO_IO08__WAKEUPMIX_TOP_LPUART7_TX 0x00= 30 0x0260 0x05B4 0x05 0x00 +#define IMX952_PAD_GPIO_IO08__WAKEUPMIX_TOP_LPI2C7_SDA 0x00= 30 0x0260 0x0550 0x06 0x01 +#define IMX952_PAD_GPIO_IO08__WAKEUPMIX_TOP_FLEXIO1_FLEXIO_8 0x00= 30 0x0260 0x04DC 0x07 0x00 + +#define IMX952_PAD_GPIO_IO09__WAKEUPMIX_TOP_GPIO2_IO_9 0x00= 34 0x0264 0x0000 0x00 0x00 +#define IMX952_PAD_GPIO_IO09__WAKEUPMIX_TOP_LPSPI3_SIN 0x00= 34 0x0264 0x0000 0x01 0x00 +#define IMX952_PAD_GPIO_IO09__WAKEUPMIX_TOP_GPTMUX_INOUT9 0x00= 34 0x0264 0x0000 0x03 0x00 +#define IMX952_PAD_GPIO_IO09__WAKEUPMIX_TOP_TPM3_EXTCLK 0x00= 34 0x0264 0x0000 0x04 0x00 +#define IMX952_PAD_GPIO_IO09__WAKEUPMIX_TOP_LPUART7_RX 0x00= 34 0x0264 0x05B0 0x05 0x00 +#define IMX952_PAD_GPIO_IO09__WAKEUPMIX_TOP_LPI2C7_SCL 0x00= 34 0x0264 0x054C 0x06 0x01 +#define IMX952_PAD_GPIO_IO09__WAKEUPMIX_TOP_FLEXIO1_FLEXIO_9 0x00= 34 0x0264 0x04E0 0x07 0x00 + +#define IMX952_PAD_GPIO_IO10__WAKEUPMIX_TOP_GPIO2_IO_10 0x00= 38 0x0268 0x0000 0x00 0x00 +#define IMX952_PAD_GPIO_IO10__WAKEUPMIX_TOP_LPSPI3_SOUT 0x00= 38 0x0268 0x0000 0x01 0x00 +#define IMX952_PAD_GPIO_IO10__WAKEUPMIX_TOP_GPTMUX_INOUT10 0x00= 38 0x0268 0x0000 0x03 0x00 +#define IMX952_PAD_GPIO_IO10__WAKEUPMIX_TOP_TPM4_EXTCLK 0x00= 38 0x0268 0x0000 0x04 0x00 +#define IMX952_PAD_GPIO_IO10__WAKEUPMIX_TOP_LPUART7_CTS_B 0x00= 38 0x0268 0x0000 0x05 0x00 +#define IMX952_PAD_GPIO_IO10__WAKEUPMIX_TOP_LPI2C8_SDA 0x00= 38 0x0268 0x0558 0x06 0x00 +#define IMX952_PAD_GPIO_IO10__WAKEUPMIX_TOP_FLEXIO1_FLEXIO_10 0x00= 38 0x0268 0x04E4 0x07 0x00 + +#define IMX952_PAD_GPIO_IO11__WAKEUPMIX_TOP_GPIO2_IO_11 0x00= 3C 0x026C 0x0000 0x00 0x00 +#define IMX952_PAD_GPIO_IO11__WAKEUPMIX_TOP_LPSPI3_SCK 0x00= 3C 0x026C 0x0000 0x01 0x00 +#define IMX952_PAD_GPIO_IO11__WAKEUPMIX_TOP_GPTMUX_INOUT11 0x00= 3C 0x026C 0x0000 0x03 0x00 +#define IMX952_PAD_GPIO_IO11__WAKEUPMIX_TOP_TPM5_EXTCLK 0x00= 3C 0x026C 0x0000 0x04 0x00 +#define IMX952_PAD_GPIO_IO11__WAKEUPMIX_TOP_LPUART7_RTS_B 0x00= 3C 0x026C 0x0000 0x05 0x00 +#define IMX952_PAD_GPIO_IO11__WAKEUPMIX_TOP_LPI2C8_SCL 0x00= 3C 0x026C 0x0554 0x06 0x00 +#define IMX952_PAD_GPIO_IO11__WAKEUPMIX_TOP_FLEXIO1_FLEXIO_11 0x00= 3C 0x026C 0x04E8 0x07 0x00 + +#define IMX952_PAD_GPIO_IO12__WAKEUPMIX_TOP_GPIO2_IO_12 0x00= 40 0x0270 0x0000 0x00 0x00 +#define IMX952_PAD_GPIO_IO12__WAKEUPMIX_TOP_TPM3_CH2 0x00= 40 0x0270 0x0000 0x01 0x00 +#define IMX952_PAD_GPIO_IO12__AONMIX_TOP_PDM_BIT_STREAM_2 0x00= 40 0x0270 0x046C 0x02 0x00 +#define IMX952_PAD_GPIO_IO12__WAKEUPMIX_TOP_FLEXIO1_FLEXIO_12 0x00= 40 0x0270 0x04EC 0x03 0x00 +#define IMX952_PAD_GPIO_IO12__WAKEUPMIX_TOP_LPSPI8_PCS0 0x00= 40 0x0270 0x0000 0x04 0x00 +#define IMX952_PAD_GPIO_IO12__WAKEUPMIX_TOP_LPUART8_TX 0x00= 40 0x0270 0x0000 0x05 0x00 +#define IMX952_PAD_GPIO_IO12__WAKEUPMIX_TOP_LPI2C8_SDA 0x00= 40 0x0270 0x0558 0x06 0x01 +#define IMX952_PAD_GPIO_IO12__WAKEUPMIX_TOP_SAI3_RX_SYNC 0x00= 40 0x0270 0x05BC 0x07 0x00 + +#define IMX952_PAD_GPIO_IO13__WAKEUPMIX_TOP_GPIO2_IO_13 0x00= 44 0x0274 0x0000 0x00 0x00 +#define IMX952_PAD_GPIO_IO13__WAKEUPMIX_TOP_TPM4_CH2 0x00= 44 0x0274 0x0000 0x01 0x00 +#define IMX952_PAD_GPIO_IO13__AONMIX_TOP_PDM_BIT_STREAM_3 0x00= 44 0x0274 0x0470 0x02 0x00 +#define IMX952_PAD_GPIO_IO13__WAKEUPMIX_TOP_LPSPI8_SIN 0x00= 44 0x0274 0x0000 0x04 0x00 +#define IMX952_PAD_GPIO_IO13__WAKEUPMIX_TOP_LPUART8_RX 0x00= 44 0x0274 0x0000 0x05 0x00 +#define IMX952_PAD_GPIO_IO13__WAKEUPMIX_TOP_LPI2C8_SCL 0x00= 44 0x0274 0x0554 0x06 0x01 +#define IMX952_PAD_GPIO_IO13__WAKEUPMIX_TOP_FLEXIO1_FLEXIO_13 0x00= 44 0x0274 0x04F0 0x07 0x00 + +#define IMX952_PAD_GPIO_IO14__WAKEUPMIX_TOP_GPIO2_IO_14 0x00= 48 0x0278 0x0000 0x00 0x00 +#define IMX952_PAD_GPIO_IO14__WAKEUPMIX_TOP_LPUART3_TX 0x00= 48 0x0278 0x0588 0x01 0x01 +#define IMX952_PAD_GPIO_IO14__WAKEUPMIX_TOP_LPSPI8_SOUT 0x00= 48 0x0278 0x0000 0x04 0x00 +#define IMX952_PAD_GPIO_IO14__WAKEUPMIX_TOP_LPUART8_CTS_B 0x00= 48 0x0278 0x0000 0x05 0x00 +#define IMX952_PAD_GPIO_IO14__WAKEUPMIX_TOP_LPUART4_TX 0x00= 48 0x0278 0x0594 0x06 0x01 +#define IMX952_PAD_GPIO_IO14__WAKEUPMIX_TOP_FLEXIO1_FLEXIO_14 0x00= 48 0x0278 0x04F4 0x07 0x00 + +#define IMX952_PAD_GPIO_IO15__WAKEUPMIX_TOP_GPIO2_IO_15 0x00= 4C 0x027C 0x0000 0x00 0x00 +#define IMX952_PAD_GPIO_IO15__WAKEUPMIX_TOP_LPUART3_RX 0x00= 4C 0x027C 0x0584 0x01 0x01 +#define IMX952_PAD_GPIO_IO15__WAKEUPMIX_TOP_XSPI1_INTFA_B 0x00= 4C 0x027C 0x0624 0x03 0x00 +#define IMX952_PAD_GPIO_IO15__WAKEUPMIX_TOP_LPSPI8_SCK 0x00= 4C 0x027C 0x0000 0x04 0x00 +#define IMX952_PAD_GPIO_IO15__WAKEUPMIX_TOP_LPUART8_RTS_B 0x00= 4C 0x027C 0x0000 0x05 0x00 +#define IMX952_PAD_GPIO_IO15__WAKEUPMIX_TOP_LPUART4_RX 0x00= 4C 0x027C 0x0590 0x06 0x01 +#define IMX952_PAD_GPIO_IO15__WAKEUPMIX_TOP_FLEXIO1_FLEXIO_15 0x00= 4C 0x027C 0x04F8 0x07 0x00 + +#define IMX952_PAD_GPIO_IO16__WAKEUPMIX_TOP_GPIO2_IO_16 0x00= 50 0x0280 0x0000 0x00 0x00 +#define IMX952_PAD_GPIO_IO16__WAKEUPMIX_TOP_AUDMIX_TDM_OUT_TXBCLK 0x00= 50 0x0280 0x0000 0x01 0x00 +#define IMX952_PAD_GPIO_IO16__AONMIX_TOP_PDM_BIT_STREAM_2 0x00= 50 0x0280 0x046C 0x02 0x01 +#define IMX952_PAD_GPIO_IO16__WAKEUPMIX_TOP_LPUART3_CTS_B 0x00= 50 0x0280 0x0580 0x04 0x01 +#define IMX952_PAD_GPIO_IO16__WAKEUPMIX_TOP_LPSPI4_PCS2 0x00= 50 0x0280 0x0564 0x05 0x00 +#define IMX952_PAD_GPIO_IO16__WAKEUPMIX_TOP_LPUART4_CTS_B 0x00= 50 0x0280 0x058C 0x06 0x01 +#define IMX952_PAD_GPIO_IO16__WAKEUPMIX_TOP_FLEXIO1_FLEXIO_16 0x00= 50 0x0280 0x04FC 0x07 0x00 + +#define IMX952_PAD_GPIO_IO17__WAKEUPMIX_TOP_GPIO2_IO_17 0x00= 54 0x0284 0x0000 0x00 0x00 +#define IMX952_PAD_GPIO_IO17__WAKEUPMIX_TOP_SAI3_MCLK 0x00= 54 0x0284 0x0000 0x01 0x00 +#define IMX952_PAD_GPIO_IO17__WAKEUPMIX_TOP_LPUART3_RTS_B 0x00= 54 0x0284 0x0000 0x04 0x00 +#define IMX952_PAD_GPIO_IO17__WAKEUPMIX_TOP_LPSPI4_PCS1 0x00= 54 0x0284 0x0560 0x05 0x00 +#define IMX952_PAD_GPIO_IO17__WAKEUPMIX_TOP_LPUART4_RTS_B 0x00= 54 0x0284 0x0000 0x06 0x00 +#define IMX952_PAD_GPIO_IO17__WAKEUPMIX_TOP_FLEXIO1_FLEXIO_17 0x00= 54 0x0284 0x0500 0x07 0x00 + +#define IMX952_PAD_GPIO_IO18__WAKEUPMIX_TOP_GPIO2_IO_18 0x00= 58 0x0288 0x0000 0x00 0x00 +#define IMX952_PAD_GPIO_IO18__WAKEUPMIX_TOP_SAI3_RX_BCLK 0x00= 58 0x0288 0x05B8 0x01 0x00 +#define IMX952_PAD_GPIO_IO18__WAKEUPMIX_TOP_LPSPI5_PCS0 0x00= 58 0x0288 0x0000 0x04 0x00 +#define IMX952_PAD_GPIO_IO18__WAKEUPMIX_TOP_LPSPI4_PCS0 0x00= 58 0x0288 0x055C 0x05 0x00 +#define IMX952_PAD_GPIO_IO18__WAKEUPMIX_TOP_TPM5_CH2 0x00= 58 0x0288 0x0000 0x06 0x00 +#define IMX952_PAD_GPIO_IO18__WAKEUPMIX_TOP_FLEXIO1_FLEXIO_18 0x00= 58 0x0288 0x0504 0x07 0x00 + +#define IMX952_PAD_GPIO_IO19__WAKEUPMIX_TOP_GPIO2_IO_19 0x00= 5C 0x028C 0x0000 0x00 0x00 +#define IMX952_PAD_GPIO_IO19__WAKEUPMIX_TOP_SAI3_RX_SYNC 0x00= 5C 0x028C 0x05BC 0x01 0x01 +#define IMX952_PAD_GPIO_IO19__AONMIX_TOP_PDM_BIT_STREAM_3 0x00= 5C 0x028C 0x0470 0x02 0x01 +#define IMX952_PAD_GPIO_IO19__WAKEUPMIX_TOP_FLEXIO1_FLEXIO_19 0x00= 5C 0x028C 0x0508 0x03 0x00 +#define IMX952_PAD_GPIO_IO19__WAKEUPMIX_TOP_LPSPI5_SIN 0x00= 5C 0x028C 0x0000 0x04 0x00 +#define IMX952_PAD_GPIO_IO19__WAKEUPMIX_TOP_LPSPI4_SIN 0x00= 5C 0x028C 0x056C 0x05 0x00 +#define IMX952_PAD_GPIO_IO19__WAKEUPMIX_TOP_TPM6_CH2 0x00= 5C 0x028C 0x0000 0x06 0x00 +#define IMX952_PAD_GPIO_IO19__WAKEUPMIX_TOP_AUDMIX_TDM_OUT_TXDATA 0x00= 5C 0x028C 0x05F4 0x07 0x00 + +#define IMX952_PAD_GPIO_IO20__WAKEUPMIX_TOP_GPIO2_IO_20 0x00= 60 0x0290 0x0000 0x00 0x00 +#define IMX952_PAD_GPIO_IO20__WAKEUPMIX_TOP_SAI3_RX_DATA_0 0x00= 60 0x0290 0x0000 0x01 0x00 +#define IMX952_PAD_GPIO_IO20__AONMIX_TOP_PDM_BIT_STREAM_0 0x00= 60 0x0290 0x0464 0x02 0x02 +#define IMX952_PAD_GPIO_IO20__WAKEUPMIX_TOP_LPSPI5_SOUT 0x00= 60 0x0290 0x0000 0x04 0x00 +#define IMX952_PAD_GPIO_IO20__WAKEUPMIX_TOP_LPSPI4_SOUT 0x00= 60 0x0290 0x0570 0x05 0x00 +#define IMX952_PAD_GPIO_IO20__WAKEUPMIX_TOP_TPM3_CH1 0x00= 60 0x0290 0x0000 0x06 0x00 +#define IMX952_PAD_GPIO_IO20__WAKEUPMIX_TOP_FLEXIO1_FLEXIO_20 0x00= 60 0x0290 0x050C 0x07 0x00 + +#define IMX952_PAD_GPIO_IO21__WAKEUPMIX_TOP_GPIO2_IO_21 0x00= 64 0x0294 0x0000 0x00 0x00 +#define IMX952_PAD_GPIO_IO21__WAKEUPMIX_TOP_AUDMIX_TDM_OUT_TXDATA 0x00= 64 0x0294 0x05F4 0x01 0x01 +#define IMX952_PAD_GPIO_IO21__AONMIX_TOP_PDM_CLK 0x00= 64 0x0294 0x0000 0x02 0x00 +#define IMX952_PAD_GPIO_IO21__WAKEUPMIX_TOP_FLEXIO1_FLEXIO_21 0x00= 64 0x0294 0x0510 0x03 0x00 +#define IMX952_PAD_GPIO_IO21__WAKEUPMIX_TOP_LPSPI5_SCK 0x00= 64 0x0294 0x0000 0x04 0x00 +#define IMX952_PAD_GPIO_IO21__WAKEUPMIX_TOP_LPSPI4_SCK 0x00= 64 0x0294 0x0568 0x05 0x00 +#define IMX952_PAD_GPIO_IO21__WAKEUPMIX_TOP_TPM4_CH1 0x00= 64 0x0294 0x0000 0x06 0x00 +#define IMX952_PAD_GPIO_IO21__WAKEUPMIX_TOP_SAI3_RX_BCLK 0x00= 64 0x0294 0x05B8 0x07 0x01 + +#define IMX952_PAD_GPIO_IO22__WAKEUPMIX_TOP_GPIO2_IO_22 0x00= 68 0x0298 0x0000 0x00 0x00 +#define IMX952_PAD_GPIO_IO22__WAKEUPMIX_TOP_USDHC3_CLK 0x00= 68 0x0298 0x0604 0x01 0x00 +#define IMX952_PAD_GPIO_IO22__HSIOMIX_TOP_USB1_OTG_OC 0x00= 68 0x0298 0x047C 0x03 0x01 +#define IMX952_PAD_GPIO_IO22__WAKEUPMIX_TOP_TPM5_CH1 0x00= 68 0x0298 0x0000 0x04 0x00 +#define IMX952_PAD_GPIO_IO22__WAKEUPMIX_TOP_TPM6_EXTCLK 0x00= 68 0x0298 0x0000 0x05 0x00 +#define IMX952_PAD_GPIO_IO22__WAKEUPMIX_TOP_LPI2C5_SDA 0x00= 68 0x0298 0x0540 0x06 0x01 +#define IMX952_PAD_GPIO_IO22__WAKEUPMIX_TOP_FLEXIO1_FLEXIO_22 0x00= 68 0x0298 0x0514 0x07 0x00 + +#define IMX952_PAD_GPIO_IO23__WAKEUPMIX_TOP_GPIO2_IO_23 0x00= 6C 0x029C 0x0000 0x00 0x00 +#define IMX952_PAD_GPIO_IO23__WAKEUPMIX_TOP_USDHC3_CMD 0x00= 6C 0x029C 0x0608 0x01 0x00 +#define IMX952_PAD_GPIO_IO23__HSIOMIX_TOP_USB2_OTG_OC 0x00= 6C 0x029C 0x0480 0x03 0x01 +#define IMX952_PAD_GPIO_IO23__WAKEUPMIX_TOP_TPM6_CH1 0x00= 6C 0x029C 0x0000 0x04 0x00 +#define IMX952_PAD_GPIO_IO23__WAKEUPMIX_TOP_LPI2C5_SCL 0x00= 6C 0x029C 0x053C 0x06 0x01 +#define IMX952_PAD_GPIO_IO23__WAKEUPMIX_TOP_FLEXIO1_FLEXIO_23 0x00= 6C 0x029C 0x0518 0x07 0x00 + +#define IMX952_PAD_GPIO_IO24__WAKEUPMIX_TOP_GPIO2_IO_24 0x00= 70 0x02A0 0x0000 0x00 0x00 +#define IMX952_PAD_GPIO_IO24__WAKEUPMIX_TOP_USDHC3_DATA0 0x00= 70 0x02A0 0x060C 0x01 0x00 +#define IMX952_PAD_GPIO_IO24__HSIOMIX_TOP_USB1_OTG_PWR 0x00= 70 0x02A0 0x0000 0x03 0x00 +#define IMX952_PAD_GPIO_IO24__WAKEUPMIX_TOP_TPM3_CH3 0x00= 70 0x02A0 0x0000 0x04 0x00 +#define IMX952_PAD_GPIO_IO24__WAKEUPMIX_TOP_TDO 0x00= 70 0x02A0 0x0000 0x05 0x00 +#define IMX952_PAD_GPIO_IO24__WAKEUPMIX_TOP_LPSPI6_PCS1 0x00= 70 0x02A0 0x0000 0x06 0x00 +#define IMX952_PAD_GPIO_IO24__WAKEUPMIX_TOP_FLEXIO1_FLEXIO_24 0x00= 70 0x02A0 0x051C 0x07 0x00 + +#define IMX952_PAD_GPIO_IO25__WAKEUPMIX_TOP_GPIO2_IO_25 0x00= 74 0x02A4 0x0000 0x00 0x00 +#define IMX952_PAD_GPIO_IO25__WAKEUPMIX_TOP_USDHC3_DATA1 0x00= 74 0x02A4 0x0610 0x01 0x00 +#define IMX952_PAD_GPIO_IO25__WAKEUPMIX_TOP_CAN2_TX 0x00= 74 0x02A4 0x0000 0x02 0x00 +#define IMX952_PAD_GPIO_IO25__HSIOMIX_TOP_USB2_OTG_PWR 0x00= 74 0x02A4 0x0000 0x03 0x00 +#define IMX952_PAD_GPIO_IO25__WAKEUPMIX_TOP_TPM4_CH3 0x00= 74 0x02A4 0x0000 0x04 0x00 +#define IMX952_PAD_GPIO_IO25__WAKEUPMIX_TOP_TCK 0x00= 74 0x02A4 0x05F8 0x05 0x01 +#define IMX952_PAD_GPIO_IO25__WAKEUPMIX_TOP_LPSPI7_PCS1 0x00= 74 0x02A4 0x0000 0x06 0x00 +#define IMX952_PAD_GPIO_IO25__WAKEUPMIX_TOP_FLEXIO1_FLEXIO_25 0x00= 74 0x02A4 0x0520 0x07 0x00 + +#define IMX952_PAD_GPIO_IO26__WAKEUPMIX_TOP_GPIO2_IO_26 0x00= 78 0x02A8 0x0000 0x00 0x00 +#define IMX952_PAD_GPIO_IO26__WAKEUPMIX_TOP_USDHC3_DATA2 0x00= 78 0x02A8 0x0614 0x01 0x00 +#define IMX952_PAD_GPIO_IO26__AONMIX_TOP_PDM_BIT_STREAM_1 0x00= 78 0x02A8 0x0468 0x02 0x02 +#define IMX952_PAD_GPIO_IO26__WAKEUPMIX_TOP_FLEXIO1_FLEXIO_26 0x00= 78 0x02A8 0x04AC 0x03 0x01 +#define IMX952_PAD_GPIO_IO26__WAKEUPMIX_TOP_TPM5_CH3 0x00= 78 0x02A8 0x0000 0x04 0x00 +#define IMX952_PAD_GPIO_IO26__WAKEUPMIX_TOP_TDI 0x00= 78 0x02A8 0x05FC 0x05 0x01 +#define IMX952_PAD_GPIO_IO26__WAKEUPMIX_TOP_LPSPI8_PCS1 0x00= 78 0x02A8 0x0000 0x06 0x00 +#define IMX952_PAD_GPIO_IO26__WAKEUPMIX_TOP_AUDMIX_TDM_OUT_TXSYNC 0x00= 78 0x02A8 0x0000 0x07 0x00 + +#define IMX952_PAD_GPIO_IO27__WAKEUPMIX_TOP_GPIO2_IO_27 0x00= 7C 0x02AC 0x0000 0x00 0x00 +#define IMX952_PAD_GPIO_IO27__WAKEUPMIX_TOP_USDHC3_DATA3 0x00= 7C 0x02AC 0x0618 0x01 0x00 +#define IMX952_PAD_GPIO_IO27__WAKEUPMIX_TOP_CAN2_RX 0x00= 7C 0x02AC 0x04A4 0x02 0x02 +#define IMX952_PAD_GPIO_IO27__WAKEUPMIX_TOP_TPM6_CH3 0x00= 7C 0x02AC 0x0000 0x04 0x00 +#define IMX952_PAD_GPIO_IO27__WAKEUPMIX_TOP_TMS 0x00= 7C 0x02AC 0x0600 0x05 0x01 +#define IMX952_PAD_GPIO_IO27__WAKEUPMIX_TOP_LPSPI5_PCS1 0x00= 7C 0x02AC 0x0000 0x06 0x00 +#define IMX952_PAD_GPIO_IO27__WAKEUPMIX_TOP_FLEXIO1_FLEXIO_27 0x00= 7C 0x02AC 0x04B0 0x07 0x01 + +#define IMX952_PAD_GPIO_IO28__WAKEUPMIX_TOP_GPIO2_IO_28 0x00= 80 0x02B0 0x0000 0x00 0x00 +#define IMX952_PAD_GPIO_IO28__WAKEUPMIX_TOP_LPI2C3_SDA 0x00= 80 0x02B0 0x0530 0x01 0x01 +#define IMX952_PAD_GPIO_IO28__WAKEUPMIX_TOP_CAN3_TX 0x00= 80 0x02B0 0x0000 0x02 0x00 +#define IMX952_PAD_GPIO_IO28__WAKEUPMIX_TOP_FLEXIO1_FLEXIO_28 0x00= 80 0x02B0 0x0000 0x07 0x00 + +#define IMX952_PAD_GPIO_IO29__WAKEUPMIX_TOP_GPIO2_IO_29 0x00= 84 0x02B4 0x0000 0x00 0x00 +#define IMX952_PAD_GPIO_IO29__WAKEUPMIX_TOP_LPI2C3_SCL 0x00= 84 0x02B4 0x052C 0x01 0x01 +#define IMX952_PAD_GPIO_IO29__WAKEUPMIX_TOP_CAN3_RX 0x00= 84 0x02B4 0x04A8 0x02 0x01 +#define IMX952_PAD_GPIO_IO29__WAKEUPMIX_TOP_FLEXIO1_FLEXIO_29 0x00= 84 0x02B4 0x0000 0x07 0x00 + +#define IMX952_PAD_GPIO_IO30__WAKEUPMIX_TOP_GPIO2_IO_30 0x00= 88 0x02B8 0x0000 0x00 0x00 +#define IMX952_PAD_GPIO_IO30__WAKEUPMIX_TOP_LPI2C4_SDA 0x00= 88 0x02B8 0x0538 0x01 0x01 +#define IMX952_PAD_GPIO_IO30__WAKEUPMIX_TOP_FLEXIO1_FLEXIO_30 0x00= 88 0x02B8 0x04B4 0x07 0x01 + +#define IMX952_PAD_GPIO_IO31__WAKEUPMIX_TOP_GPIO2_IO_31 0x00= 8C 0x02BC 0x0000 0x00 0x00 +#define IMX952_PAD_GPIO_IO31__WAKEUPMIX_TOP_LPI2C4_SCL 0x00= 8C 0x02BC 0x0534 0x01 0x01 +#define IMX952_PAD_GPIO_IO31__WAKEUPMIX_TOP_FLEXIO1_FLEXIO_31 0x00= 8C 0x02BC 0x04B8 0x07 0x01 + +#define IMX952_PAD_GPIO_IO32__WAKEUPMIX_TOP_GPIO5_IO_12 0x00= 90 0x02C0 0x0000 0x00 0x00 +#define IMX952_PAD_GPIO_IO32__HSIOMIX_TOP_PCIE1_CLKREQ_B 0x00= 90 0x02C0 0x0000 0x01 0x00 +#define IMX952_PAD_GPIO_IO32__WAKEUPMIX_TOP_LPUART6_TX 0x00= 90 0x02C0 0x05AC 0x02 0x01 +#define IMX952_PAD_GPIO_IO32__WAKEUPMIX_TOP_LPSPI4_PCS2 0x00= 90 0x02C0 0x0564 0x04 0x01 + +#define IMX952_PAD_GPIO_IO33__WAKEUPMIX_TOP_GPIO5_IO_13 0x00= 94 0x02C4 0x0000 0x00 0x00 +#define IMX952_PAD_GPIO_IO33__WAKEUPMIX_TOP_LPUART6_RX 0x00= 94 0x02C4 0x05A8 0x02 0x01 +#define IMX952_PAD_GPIO_IO33__WAKEUPMIX_TOP_LPSPI4_PCS1 0x00= 94 0x02C4 0x0560 0x04 0x01 + +#define IMX952_PAD_GPIO_IO34__WAKEUPMIX_TOP_GPIO5_IO_14 0x00= 98 0x02C8 0x0000 0x00 0x00 +#define IMX952_PAD_GPIO_IO34__WAKEUPMIX_TOP_LPUART6_CTS_B 0x00= 98 0x02C8 0x05A4 0x02 0x01 +#define IMX952_PAD_GPIO_IO34__WAKEUPMIX_TOP_LPSPI4_PCS0 0x00= 98 0x02C8 0x055C 0x04 0x01 + +#define IMX952_PAD_GPIO_IO35__WAKEUPMIX_TOP_GPIO5_IO_15 0x00= 9C 0x02CC 0x0000 0x00 0x00 +#define IMX952_PAD_GPIO_IO35__WAKEUPMIX_TOP_LPUART6_RTS_B 0x00= 9C 0x02CC 0x0000 0x02 0x00 +#define IMX952_PAD_GPIO_IO35__WAKEUPMIX_TOP_LPSPI4_SIN 0x00= 9C 0x02CC 0x056C 0x04 0x01 + +#define IMX952_PAD_GPIO_IO36__WAKEUPMIX_TOP_LPSPI4_SOUT 0x00= A0 0x02D0 0x0570 0x04 0x01 +#define IMX952_PAD_GPIO_IO36__WAKEUPMIX_TOP_GPIO5_IO_16 0x00= A0 0x02D0 0x0000 0x00 0x00 +#define IMX952_PAD_GPIO_IO36__WAKEUPMIX_TOP_LPUART7_TX 0x00= A0 0x02D0 0x05B4 0x02 0x01 + +#define IMX952_PAD_GPIO_IO37__WAKEUPMIX_TOP_GPIO5_IO_17 0x00= A4 0x02D4 0x0000 0x00 0x00 +#define IMX952_PAD_GPIO_IO37__WAKEUPMIX_TOP_LPUART7_RX 0x00= A4 0x02D4 0x05B0 0x02 0x01 +#define IMX952_PAD_GPIO_IO37__WAKEUPMIX_TOP_LPSPI4_SCK 0x00= A4 0x02D4 0x0568 0x04 0x01 + +#define IMX952_PAD_CCM_CLKO1__CCMSRCGPCMIX_TOP_CLKO_1 0x00= D4 0x0304 0x0000 0x00 0x00 +#define IMX952_PAD_CCM_CLKO1__NETCMIX_TOP_NETC_TMR_1588_TRIG1 0x00= D4 0x0304 0x0494 0x01 0x00 +#define IMX952_PAD_CCM_CLKO1__WAKEUPMIX_TOP_FLEXIO1_FLEXIO_26 0x00= D4 0x0304 0x04AC 0x04 0x00 +#define IMX952_PAD_CCM_CLKO1__WAKEUPMIX_TOP_GPIO3_IO_26 0x00= D4 0x0304 0x0000 0x05 0x00 + +#define IMX952_PAD_CCM_CLKO2__WAKEUPMIX_TOP_GPIO3_IO_27 0x00= D8 0x0308 0x0000 0x05 0x00 +#define IMX952_PAD_CCM_CLKO2__CCMSRCGPCMIX_TOP_CLKO_2 0x00= D8 0x0308 0x0000 0x00 0x00 +#define IMX952_PAD_CCM_CLKO2__NETCMIX_TOP_NETC_TMR_1588_PP1 0x00= D8 0x0308 0x0000 0x01 0x00 +#define IMX952_PAD_CCM_CLKO2__WAKEUPMIX_TOP_FLEXIO1_FLEXIO_27 0x00= D8 0x0308 0x04B0 0x04 0x00 + +#define IMX952_PAD_CCM_CLKO3__CCMSRCGPCMIX_TOP_CLKO_3 0x00= DC 0x030C 0x0000 0x00 0x00 +#define IMX952_PAD_CCM_CLKO3__NETCMIX_TOP_NETC_TMR_1588_TRIG2 0x00= DC 0x030C 0x0498 0x01 0x00 +#define IMX952_PAD_CCM_CLKO3__WAKEUPMIX_TOP_CAN3_TX 0x00= DC 0x030C 0x0000 0x02 0x00 +#define IMX952_PAD_CCM_CLKO3__WAKEUPMIX_TOP_FLEXIO2_FLEXIO_28 0x00= DC 0x030C 0x0000 0x04 0x00 +#define IMX952_PAD_CCM_CLKO3__WAKEUPMIX_TOP_GPIO4_IO_28 0x00= DC 0x030C 0x0000 0x05 0x00 + +#define IMX952_PAD_CCM_CLKO4__CCMSRCGPCMIX_TOP_CLKO_4 0x00= E0 0x0310 0x0000 0x00 0x00 +#define IMX952_PAD_CCM_CLKO4__NETCMIX_TOP_NETC_TMR_1588_PP2 0x00= E0 0x0310 0x0000 0x01 0x00 +#define IMX952_PAD_CCM_CLKO4__WAKEUPMIX_TOP_CAN3_RX 0x00= E0 0x0310 0x04A8 0x02 0x00 +#define IMX952_PAD_CCM_CLKO4__WAKEUPMIX_TOP_FLEXIO2_FLEXIO_29 0x00= E0 0x0310 0x0000 0x04 0x00 +#define IMX952_PAD_CCM_CLKO4__WAKEUPMIX_TOP_GPIO4_IO_29 0x00= E0 0x0310 0x0000 0x05 0x00 + +#define IMX952_PAD_ENET1_MDC__NETCMIX_TOP_NETC_MDC 0x00= E4 0x0314 0x0484 0x00 0x00 +#define IMX952_PAD_ENET1_MDC__WAKEUPMIX_TOP_LPUART3_DCD_B 0x00= E4 0x0314 0x0000 0x01 0x00 +#define IMX952_PAD_ENET1_MDC__WAKEUPMIX_TOP_I3C2_SCL 0x00= E4 0x0314 0x0524 0x02 0x00 +#define IMX952_PAD_ENET1_MDC__HSIOMIX_TOP_USB1_OTG_ID 0x00= E4 0x0314 0x0000 0x03 0x00 +#define IMX952_PAD_ENET1_MDC__WAKEUPMIX_TOP_FLEXIO2_FLEXIO_0 0x00= E4 0x0314 0x0000 0x04 0x00 +#define IMX952_PAD_ENET1_MDC__WAKEUPMIX_TOP_GPIO4_IO_0 0x00= E4 0x0314 0x0000 0x05 0x00 + +#define IMX952_PAD_ENET1_MDIO__NETCMIX_TOP_NETC_MDIO 0x00= E8 0x0318 0x0488 0x00 0x00 +#define IMX952_PAD_ENET1_MDIO__WAKEUPMIX_TOP_LPUART3_RIN_B 0x00= E8 0x0318 0x0000 0x01 0x00 +#define IMX952_PAD_ENET1_MDIO__WAKEUPMIX_TOP_I3C2_SDA 0x00= E8 0x0318 0x0528 0x02 0x00 +#define IMX952_PAD_ENET1_MDIO__HSIOMIX_TOP_USB1_OTG_PWR 0x00= E8 0x0318 0x0000 0x03 0x00 +#define IMX952_PAD_ENET1_MDIO__WAKEUPMIX_TOP_FLEXIO2_FLEXIO_1 0x00= E8 0x0318 0x0000 0x04 0x00 +#define IMX952_PAD_ENET1_MDIO__WAKEUPMIX_TOP_GPIO4_IO_1 0x00= E8 0x0318 0x0000 0x05 0x00 + +#define IMX952_PAD_ENET1_TD3__NETCMIX_TOP_ETH0_RGMII_TD3 0x00= EC 0x031C 0x0000 0x00 0x00 +#define IMX952_PAD_ENET1_TD3__WAKEUPMIX_TOP_CAN2_TX 0x00= EC 0x031C 0x0000 0x02 0x00 +#define IMX952_PAD_ENET1_TD3__HSIOMIX_TOP_USB2_OTG_ID 0x00= EC 0x031C 0x0000 0x03 0x00 +#define IMX952_PAD_ENET1_TD3__WAKEUPMIX_TOP_FLEXIO2_FLEXIO_2 0x00= EC 0x031C 0x0000 0x04 0x00 +#define IMX952_PAD_ENET1_TD3__WAKEUPMIX_TOP_GPIO4_IO_2 0x00= EC 0x031C 0x0000 0x05 0x00 + +#define IMX952_PAD_ENET1_TD2__NETCMIX_TOP_ETH0_RGMII_TD2 0x00= F0 0x0320 0x0000 0x00 0x00 +#define IMX952_PAD_ENET1_TD2__NETCMIX_TOP_ETH0_RMII_REF50_CLK 0x00= F0 0x0320 0x0000 0x01 0x00 +#define IMX952_PAD_ENET1_TD2__WAKEUPMIX_TOP_CAN2_RX 0x00= F0 0x0320 0x04A4 0x02 0x01 +#define IMX952_PAD_ENET1_TD2__HSIOMIX_TOP_USB2_OTG_OC 0x00= F0 0x0320 0x0480 0x03 0x00 +#define IMX952_PAD_ENET1_TD2__WAKEUPMIX_TOP_FLEXIO2_FLEXIO_3 0x00= F0 0x0320 0x0000 0x04 0x00 +#define IMX952_PAD_ENET1_TD2__WAKEUPMIX_TOP_GPIO4_IO_3 0x00= F0 0x0320 0x0000 0x05 0x00 + +#define IMX952_PAD_ENET1_TD1__NETCMIX_TOP_ETH0_RGMII_TD1 0x00= F4 0x0324 0x0000 0x00 0x00 +#define IMX952_PAD_ENET1_TD1__WAKEUPMIX_TOP_LPUART3_RTS_B 0x00= F4 0x0324 0x0000 0x01 0x00 +#define IMX952_PAD_ENET1_TD1__WAKEUPMIX_TOP_I3C2_PUR 0x00= F4 0x0324 0x0000 0x02 0x00 +#define IMX952_PAD_ENET1_TD1__HSIOMIX_TOP_USB1_OTG_OC 0x00= F4 0x0324 0x047C 0x03 0x00 +#define IMX952_PAD_ENET1_TD1__WAKEUPMIX_TOP_FLEXIO2_FLEXIO_4 0x00= F4 0x0324 0x0000 0x04 0x00 +#define IMX952_PAD_ENET1_TD1__WAKEUPMIX_TOP_GPIO4_IO_4 0x00= F4 0x0324 0x0000 0x05 0x00 +#define IMX952_PAD_ENET1_TD1__WAKEUPMIX_TOP_I3C2_PUR_B 0x00= F4 0x0324 0x0000 0x06 0x00 +#define IMX952_PAD_ENET1_TD1__NETCMIX_TOP_ETH0_RMII_TXD1 0x00= F4 0x0324 0x0000 0x07 0x00 + +#define IMX952_PAD_ENET1_TD0__NETCMIX_TOP_ETH0_RGMII_TD0 0x00= F8 0x0328 0x0000 0x00 0x00 +#define IMX952_PAD_ENET1_TD0__WAKEUPMIX_TOP_LPUART3_TX 0x00= F8 0x0328 0x0588 0x01 0x00 +#define IMX952_PAD_ENET1_TD0__NETCMIX_TOP_ETH0_RMII_TXD0 0x00= F8 0x0328 0x0000 0x02 0x00 +#define IMX952_PAD_ENET1_TD0__WAKEUPMIX_TOP_FLEXIO2_FLEXIO_5 0x00= F8 0x0328 0x0000 0x04 0x00 +#define IMX952_PAD_ENET1_TD0__WAKEUPMIX_TOP_GPIO4_IO_5 0x00= F8 0x0328 0x0000 0x05 0x00 + +#define IMX952_PAD_ENET1_TX_CTL__NETCMIX_TOP_ETH0_RGMII_TX_CTL 0x00= FC 0x032C 0x0000 0x00 0x00 +#define IMX952_PAD_ENET1_TX_CTL__WAKEUPMIX_TOP_LPUART3_DTR_B 0x00= FC 0x032C 0x0000 0x01 0x00 +#define IMX952_PAD_ENET1_TX_CTL__NETCMIX_TOP_ETH0_RMII_TX_EN 0x00= FC 0x032C 0x0000 0x02 0x00 +#define IMX952_PAD_ENET1_TX_CTL__WAKEUPMIX_TOP_FLEXIO2_FLEXIO_6 0x00= FC 0x032C 0x0000 0x04 0x00 +#define IMX952_PAD_ENET1_TX_CTL__WAKEUPMIX_TOP_GPIO4_IO_6 0x00= FC 0x032C 0x0000 0x05 0x00 + +#define IMX952_PAD_ENET1_TXC__NETCMIX_TOP_ETH0_RGMII_TX_CLK 0x01= 00 0x0330 0x0000 0x00 0x00 +#define IMX952_PAD_ENET1_TXC__NETCMIX_TOP_ETH0_RMII_REF50_CLK_OUT 0x01= 00 0x0330 0x0000 0x01 0x00 +#define IMX952_PAD_ENET1_TXC__WAKEUPMIX_TOP_FLEXIO2_FLEXIO_7 0x01= 00 0x0330 0x0000 0x04 0x00 +#define IMX952_PAD_ENET1_TXC__WAKEUPMIX_TOP_GPIO4_IO_7 0x01= 00 0x0330 0x0000 0x05 0x00 + +#define IMX952_PAD_ENET1_RX_CTL__NETCMIX_TOP_ETH0_RGMII_RX_CTL 0x01= 04 0x0334 0x0000 0x00 0x00 +#define IMX952_PAD_ENET1_RX_CTL__WAKEUPMIX_TOP_LPUART3_DSR_B 0x01= 04 0x0334 0x0000 0x01 0x00 +#define IMX952_PAD_ENET1_RX_CTL__NETCMIX_TOP_ETH0_RMII_CRS_DV 0x01= 04 0x0334 0x0000 0x02 0x00 +#define IMX952_PAD_ENET1_RX_CTL__HSIOMIX_TOP_USB2_OTG_PWR 0x01= 04 0x0334 0x0000 0x03 0x00 +#define IMX952_PAD_ENET1_RX_CTL__WAKEUPMIX_TOP_FLEXIO2_FLEXIO_8 0x01= 04 0x0334 0x0000 0x04 0x00 +#define IMX952_PAD_ENET1_RX_CTL__WAKEUPMIX_TOP_GPIO4_IO_8 0x01= 04 0x0334 0x0000 0x05 0x00 + +#define IMX952_PAD_ENET1_RXC__NETCMIX_TOP_ETH0_RGMII_RX_CLK 0x01= 08 0x0338 0x0000 0x00 0x00 +#define IMX952_PAD_ENET1_RXC__NETCMIX_TOP_ETH0_RMII_RX_ER 0x01= 08 0x0338 0x048C 0x01 0x00 +#define IMX952_PAD_ENET1_RXC__WAKEUPMIX_TOP_FLEXIO2_FLEXIO_9 0x01= 08 0x0338 0x0000 0x04 0x00 +#define IMX952_PAD_ENET1_RXC__WAKEUPMIX_TOP_GPIO4_IO_9 0x01= 08 0x0338 0x0000 0x05 0x00 + +#define IMX952_PAD_ENET1_RD0__NETCMIX_TOP_ETH0_RGMII_RD0 0x01= 0C 0x033C 0x0000 0x00 0x00 +#define IMX952_PAD_ENET1_RD0__WAKEUPMIX_TOP_LPUART3_RX 0x01= 0C 0x033C 0x0584 0x01 0x00 +#define IMX952_PAD_ENET1_RD0__NETCMIX_TOP_ETH0_RMII_RXD0 0x01= 0C 0x033C 0x0000 0x02 0x00 +#define IMX952_PAD_ENET1_RD0__WAKEUPMIX_TOP_FLEXIO2_FLEXIO_10 0x01= 0C 0x033C 0x0000 0x04 0x00 +#define IMX952_PAD_ENET1_RD0__WAKEUPMIX_TOP_GPIO4_IO_10 0x01= 0C 0x033C 0x0000 0x05 0x00 + +#define IMX952_PAD_ENET1_RD1__NETCMIX_TOP_ETH0_RGMII_RD1 0x01= 10 0x0340 0x0000 0x00 0x00 +#define IMX952_PAD_ENET1_RD1__WAKEUPMIX_TOP_LPUART3_CTS_B 0x01= 10 0x0340 0x0580 0x01 0x00 +#define IMX952_PAD_ENET1_RD1__NETCMIX_TOP_ETH0_RMII_RXD1 0x01= 10 0x0340 0x0000 0x02 0x00 +#define IMX952_PAD_ENET1_RD1__WAKEUPMIX_TOP_LPTMR2_ALT0 0x01= 10 0x0340 0x0574 0x03 0x00 +#define IMX952_PAD_ENET1_RD1__WAKEUPMIX_TOP_FLEXIO2_FLEXIO_11 0x01= 10 0x0340 0x0000 0x04 0x00 +#define IMX952_PAD_ENET1_RD1__WAKEUPMIX_TOP_GPIO4_IO_11 0x01= 10 0x0340 0x0000 0x05 0x00 + +#define IMX952_PAD_ENET1_RD2__NETCMIX_TOP_ETH0_RGMII_RD2 0x01= 14 0x0344 0x0000 0x00 0x00 +#define IMX952_PAD_ENET1_RD2__NETCMIX_TOP_ETH0_RMII_RX_ER 0x01= 14 0x0344 0x048C 0x02 0x01 +#define IMX952_PAD_ENET1_RD2__WAKEUPMIX_TOP_LPTMR2_ALT1 0x01= 14 0x0344 0x0578 0x03 0x00 +#define IMX952_PAD_ENET1_RD2__WAKEUPMIX_TOP_FLEXIO2_FLEXIO_12 0x01= 14 0x0344 0x0000 0x04 0x00 +#define IMX952_PAD_ENET1_RD2__WAKEUPMIX_TOP_GPIO4_IO_12 0x01= 14 0x0344 0x0000 0x05 0x00 + +#define IMX952_PAD_ENET1_RD3__NETCMIX_TOP_ETH0_RGMII_RD3 0x01= 18 0x0348 0x0000 0x00 0x00 +#define IMX952_PAD_ENET1_RD3__WAKEUPMIX_TOP_LPTMR2_ALT2 0x01= 18 0x0348 0x057C 0x03 0x00 +#define IMX952_PAD_ENET1_RD3__WAKEUPMIX_TOP_FLEXIO2_FLEXIO_13 0x01= 18 0x0348 0x0000 0x04 0x00 +#define IMX952_PAD_ENET1_RD3__WAKEUPMIX_TOP_GPIO4_IO_13 0x01= 18 0x0348 0x0000 0x05 0x00 + +#define IMX952_PAD_ENET2_MDC__NETCMIX_TOP_NETC_MDC 0x01= 1C 0x034C 0x0484 0x00 0x01 +#define IMX952_PAD_ENET2_MDC__WAKEUPMIX_TOP_LPUART4_DCD_B 0x01= 1C 0x034C 0x0000 0x01 0x00 +#define IMX952_PAD_ENET2_MDC__NETCMIX_TOP_SAI2_RX_SYNC 0x01= 1C 0x034C 0x0000 0x02 0x00 +#define IMX952_PAD_ENET2_MDC__WAKEUPMIX_TOP_FLEXIO2_FLEXIO_14 0x01= 1C 0x034C 0x0000 0x04 0x00 +#define IMX952_PAD_ENET2_MDC__WAKEUPMIX_TOP_GPIO4_IO_14 0x01= 1C 0x034C 0x0000 0x05 0x00 + +#define IMX952_PAD_ENET2_MDIO__NETCMIX_TOP_NETC_MDIO 0x01= 20 0x0350 0x0488 0x00 0x01 +#define IMX952_PAD_ENET2_MDIO__WAKEUPMIX_TOP_LPUART4_RIN_B 0x01= 20 0x0350 0x0000 0x01 0x00 +#define IMX952_PAD_ENET2_MDIO__NETCMIX_TOP_SAI2_RX_BCLK 0x01= 20 0x0350 0x0000 0x02 0x00 +#define IMX952_PAD_ENET2_MDIO__WAKEUPMIX_TOP_FLEXIO2_FLEXIO_15 0x01= 20 0x0350 0x0000 0x04 0x00 +#define IMX952_PAD_ENET2_MDIO__WAKEUPMIX_TOP_GPIO4_IO_15 0x01= 20 0x0350 0x0000 0x05 0x00 + +#define IMX952_PAD_ENET2_TD3__NETCMIX_TOP_SAI2_RX_DATA_0 0x01= 24 0x0354 0x0000 0x02 0x00 +#define IMX952_PAD_ENET2_TD3__WAKEUPMIX_TOP_FLEXIO2_FLEXIO_16 0x01= 24 0x0354 0x0000 0x04 0x00 +#define IMX952_PAD_ENET2_TD3__WAKEUPMIX_TOP_GPIO4_IO_16 0x01= 24 0x0354 0x0000 0x05 0x00 +#define IMX952_PAD_ENET2_TD3__NETCMIX_TOP_ETH1_RGMII_TD3 0x01= 24 0x0354 0x0000 0x00 0x00 + +#define IMX952_PAD_ENET2_TD2__NETCMIX_TOP_ETH1_RGMII_TD2 0x01= 28 0x0358 0x0000 0x00 0x00 +#define IMX952_PAD_ENET2_TD2__NETCMIX_TOP_ETH1_RMII_REF50_CLK 0x01= 28 0x0358 0x0000 0x01 0x00 +#define IMX952_PAD_ENET2_TD2__NETCMIX_TOP_SAI2_RX_DATA_1 0x01= 28 0x0358 0x0000 0x02 0x00 +#define IMX952_PAD_ENET2_TD2__WAKEUPMIX_TOP_SAI4_TX_SYNC 0x01= 28 0x0358 0x05D0 0x03 0x00 +#define IMX952_PAD_ENET2_TD2__WAKEUPMIX_TOP_FLEXIO2_FLEXIO_17 0x01= 28 0x0358 0x0000 0x04 0x00 +#define IMX952_PAD_ENET2_TD2__WAKEUPMIX_TOP_GPIO4_IO_17 0x01= 28 0x0358 0x0000 0x05 0x00 + +#define IMX952_PAD_ENET2_TD1__NETCMIX_TOP_ETH1_RGMII_TD1 0x01= 2C 0x035C 0x0000 0x00 0x00 +#define IMX952_PAD_ENET2_TD1__WAKEUPMIX_TOP_LPUART4_RTS_B 0x01= 2C 0x035C 0x0000 0x01 0x00 +#define IMX952_PAD_ENET2_TD1__NETCMIX_TOP_SAI2_RX_DATA_2 0x01= 2C 0x035C 0x0000 0x02 0x00 +#define IMX952_PAD_ENET2_TD1__WAKEUPMIX_TOP_SAI4_TX_BCLK 0x01= 2C 0x035C 0x05CC 0x03 0x00 +#define IMX952_PAD_ENET2_TD1__WAKEUPMIX_TOP_FLEXIO2_FLEXIO_18 0x01= 2C 0x035C 0x0000 0x04 0x00 +#define IMX952_PAD_ENET2_TD1__WAKEUPMIX_TOP_GPIO4_IO_18 0x01= 2C 0x035C 0x0000 0x05 0x00 +#define IMX952_PAD_ENET2_TD1__NETCMIX_TOP_ETH1_RMII_TXD1 0x01= 2C 0x035C 0x0000 0x06 0x00 + +#define IMX952_PAD_ENET2_TD0__NETCMIX_TOP_ETH1_RGMII_TD0 0x01= 30 0x0360 0x0000 0x00 0x00 +#define IMX952_PAD_ENET2_TD0__WAKEUPMIX_TOP_LPUART4_TX 0x01= 30 0x0360 0x0594 0x01 0x00 +#define IMX952_PAD_ENET2_TD0__NETCMIX_TOP_SAI2_RX_DATA_3 0x01= 30 0x0360 0x0000 0x02 0x00 +#define IMX952_PAD_ENET2_TD0__WAKEUPMIX_TOP_SAI4_TX_DATA_0 0x01= 30 0x0360 0x0000 0x03 0x00 +#define IMX952_PAD_ENET2_TD0__WAKEUPMIX_TOP_FLEXIO2_FLEXIO_19 0x01= 30 0x0360 0x0000 0x04 0x00 +#define IMX952_PAD_ENET2_TD0__WAKEUPMIX_TOP_GPIO4_IO_19 0x01= 30 0x0360 0x0000 0x05 0x00 +#define IMX952_PAD_ENET2_TD0__NETCMIX_TOP_ETH1_RMII_TXD0 0x01= 30 0x0360 0x0000 0x06 0x00 + +#define IMX952_PAD_ENET2_TX_CTL__NETCMIX_TOP_ETH1_RGMII_TX_CTL 0x01= 34 0x0364 0x0000 0x00 0x00 +#define IMX952_PAD_ENET2_TX_CTL__WAKEUPMIX_TOP_LPUART4_DTR_B 0x01= 34 0x0364 0x0000 0x01 0x00 +#define IMX952_PAD_ENET2_TX_CTL__NETCMIX_TOP_SAI2_TX_SYNC 0x01= 34 0x0364 0x0000 0x02 0x00 +#define IMX952_PAD_ENET2_TX_CTL__NETCMIX_TOP_ETH1_RMII_TX_EN 0x01= 34 0x0364 0x0000 0x03 0x00 +#define IMX952_PAD_ENET2_TX_CTL__WAKEUPMIX_TOP_FLEXIO2_FLEXIO_20 0x01= 34 0x0364 0x0000 0x04 0x00 +#define IMX952_PAD_ENET2_TX_CTL__WAKEUPMIX_TOP_GPIO4_IO_20 0x01= 34 0x0364 0x0000 0x05 0x00 + +#define IMX952_PAD_ENET2_TXC__NETCMIX_TOP_ETH1_RGMII_TX_CLK 0x01= 38 0x0368 0x0000 0x00 0x00 +#define IMX952_PAD_ENET2_TXC__NETCMIX_TOP_ETH1_RMII_REF50_CLK_OUT 0x01= 38 0x0368 0x0000 0x01 0x00 +#define IMX952_PAD_ENET2_TXC__NETCMIX_TOP_SAI2_TX_BCLK 0x01= 38 0x0368 0x0000 0x02 0x00 +#define IMX952_PAD_ENET2_TXC__WAKEUPMIX_TOP_FLEXIO2_FLEXIO_21 0x01= 38 0x0368 0x0000 0x04 0x00 +#define IMX952_PAD_ENET2_TXC__WAKEUPMIX_TOP_GPIO4_IO_21 0x01= 38 0x0368 0x0000 0x05 0x00 + +#define IMX952_PAD_ENET2_RX_CTL__NETCMIX_TOP_ETH1_RGMII_RX_CTL 0x01= 3C 0x036C 0x0000 0x00 0x00 +#define IMX952_PAD_ENET2_RX_CTL__WAKEUPMIX_TOP_LPUART4_DSR_B 0x01= 3C 0x036C 0x0000 0x01 0x00 +#define IMX952_PAD_ENET2_RX_CTL__NETCMIX_TOP_SAI2_TX_DATA_0 0x01= 3C 0x036C 0x0000 0x02 0x00 +#define IMX952_PAD_ENET2_RX_CTL__WAKEUPMIX_TOP_FLEXIO2_FLEXIO_22 0x01= 3C 0x036C 0x0000 0x04 0x00 +#define IMX952_PAD_ENET2_RX_CTL__WAKEUPMIX_TOP_GPIO4_IO_22 0x01= 3C 0x036C 0x0000 0x05 0x00 +#define IMX952_PAD_ENET2_RX_CTL__NETCMIX_TOP_ETH1_RMII_CRS_DV 0x01= 3C 0x036C 0x0000 0x06 0x00 + +#define IMX952_PAD_ENET2_RXC__NETCMIX_TOP_ETH1_RGMII_RX_CLK 0x01= 40 0x0370 0x0000 0x00 0x00 +#define IMX952_PAD_ENET2_RXC__NETCMIX_TOP_ETH1_RMII_RX_ER 0x01= 40 0x0370 0x0490 0x01 0x00 +#define IMX952_PAD_ENET2_RXC__NETCMIX_TOP_SAI2_TX_DATA_1 0x01= 40 0x0370 0x0000 0x02 0x00 +#define IMX952_PAD_ENET2_RXC__WAKEUPMIX_TOP_SAI4_RX_SYNC 0x01= 40 0x0370 0x05C8 0x03 0x00 +#define IMX952_PAD_ENET2_RXC__WAKEUPMIX_TOP_FLEXIO2_FLEXIO_23 0x01= 40 0x0370 0x0000 0x04 0x00 +#define IMX952_PAD_ENET2_RXC__WAKEUPMIX_TOP_GPIO4_IO_23 0x01= 40 0x0370 0x0000 0x05 0x00 + +#define IMX952_PAD_ENET2_RD0__NETCMIX_TOP_ETH1_RGMII_RD0 0x01= 44 0x0374 0x0000 0x00 0x00 +#define IMX952_PAD_ENET2_RD0__WAKEUPMIX_TOP_LPUART4_RX 0x01= 44 0x0374 0x0590 0x01 0x00 +#define IMX952_PAD_ENET2_RD0__NETCMIX_TOP_SAI2_TX_DATA_2 0x01= 44 0x0374 0x0000 0x02 0x00 +#define IMX952_PAD_ENET2_RD0__WAKEUPMIX_TOP_SAI4_RX_BCLK 0x01= 44 0x0374 0x05C0 0x03 0x00 +#define IMX952_PAD_ENET2_RD0__WAKEUPMIX_TOP_FLEXIO2_FLEXIO_24 0x01= 44 0x0374 0x0000 0x04 0x00 +#define IMX952_PAD_ENET2_RD0__WAKEUPMIX_TOP_GPIO4_IO_24 0x01= 44 0x0374 0x0000 0x05 0x00 +#define IMX952_PAD_ENET2_RD0__NETCMIX_TOP_ETH1_RMII_RXD0 0x01= 44 0x0374 0x0000 0x06 0x00 + +#define IMX952_PAD_ENET2_RD1__NETCMIX_TOP_ETH1_RGMII_RD1 0x01= 48 0x0378 0x0000 0x00 0x00 +#define IMX952_PAD_ENET2_RD1__NETCMIX_TOP_SAI2_TX_DATA_3 0x01= 48 0x0378 0x0000 0x02 0x00 +#define IMX952_PAD_ENET2_RD1__WAKEUPMIX_TOP_SAI4_RX_DATA_0 0x01= 48 0x0378 0x05C4 0x03 0x00 +#define IMX952_PAD_ENET2_RD1__WAKEUPMIX_TOP_FLEXIO2_FLEXIO_25 0x01= 48 0x0378 0x0000 0x04 0x00 +#define IMX952_PAD_ENET2_RD1__WAKEUPMIX_TOP_GPIO4_IO_25 0x01= 48 0x0378 0x0000 0x05 0x00 +#define IMX952_PAD_ENET2_RD1__NETCMIX_TOP_ETH1_RMII_RXD1 0x01= 48 0x0378 0x0000 0x06 0x00 + +#define IMX952_PAD_ENET2_RD2__NETCMIX_TOP_ETH1_RGMII_RD2 0x01= 4C 0x037C 0x0000 0x00 0x00 +#define IMX952_PAD_ENET2_RD2__WAKEUPMIX_TOP_LPUART4_CTS_B 0x01= 4C 0x037C 0x058C 0x01 0x00 +#define IMX952_PAD_ENET2_RD2__NETCMIX_TOP_SAI2_MCLK 0x01= 4C 0x037C 0x0000 0x02 0x00 +#define IMX952_PAD_ENET2_RD2__NETCMIX_TOP_MQS2_RIGHT 0x01= 4C 0x037C 0x0000 0x03 0x00 +#define IMX952_PAD_ENET2_RD2__WAKEUPMIX_TOP_FLEXIO2_FLEXIO_26 0x01= 4C 0x037C 0x0000 0x04 0x00 +#define IMX952_PAD_ENET2_RD2__WAKEUPMIX_TOP_GPIO4_IO_26 0x01= 4C 0x037C 0x0000 0x05 0x00 +#define IMX952_PAD_ENET2_RD2__NETCMIX_TOP_ETH1_RMII_RX_ER 0x01= 4C 0x037C 0x0490 0x06 0x01 + +#define IMX952_PAD_ENET2_RD3__NETCMIX_TOP_ETH1_RGMII_RD3 0x01= 50 0x0380 0x0000 0x00 0x00 +#define IMX952_PAD_ENET2_RD3__NETCMIX_TOP_MQS2_LEFT 0x01= 50 0x0380 0x0000 0x03 0x00 +#define IMX952_PAD_ENET2_RD3__WAKEUPMIX_TOP_FLEXIO2_FLEXIO_27 0x01= 50 0x0380 0x0000 0x04 0x00 +#define IMX952_PAD_ENET2_RD3__WAKEUPMIX_TOP_GPIO4_IO_27 0x01= 50 0x0380 0x0000 0x05 0x00 + +#define IMX952_PAD_SD1_CLK__WAKEUPMIX_TOP_FLEXIO1_FLEXIO_8 0x01= 54 0x0384 0x04DC 0x04 0x01 +#define IMX952_PAD_SD1_CLK__WAKEUPMIX_TOP_GPIO3_IO_8 0x01= 54 0x0384 0x0000 0x05 0x00 +#define IMX952_PAD_SD1_CLK__WAKEUPMIX_TOP_USDHC1_CLK 0x01= 54 0x0384 0x0000 0x00 0x00 + +#define IMX952_PAD_SD1_CMD__WAKEUPMIX_TOP_USDHC1_CMD 0x01= 58 0x0388 0x0000 0x00 0x00 +#define IMX952_PAD_SD1_CMD__WAKEUPMIX_TOP_FLEXIO1_FLEXIO_9 0x01= 58 0x0388 0x04E0 0x04 0x01 +#define IMX952_PAD_SD1_CMD__WAKEUPMIX_TOP_GPIO3_IO_9 0x01= 58 0x0388 0x0000 0x05 0x00 + +#define IMX952_PAD_SD1_DATA0__WAKEUPMIX_TOP_USDHC1_DATA0 0x01= 5C 0x038C 0x0000 0x00 0x00 +#define IMX952_PAD_SD1_DATA0__WAKEUPMIX_TOP_FLEXIO1_FLEXIO_10 0x01= 5C 0x038C 0x04E4 0x04 0x01 +#define IMX952_PAD_SD1_DATA0__WAKEUPMIX_TOP_GPIO3_IO_10 0x01= 5C 0x038C 0x0000 0x05 0x00 + +#define IMX952_PAD_SD1_DATA1__WAKEUPMIX_TOP_USDHC1_DATA1 0x01= 60 0x0390 0x0000 0x00 0x00 +#define IMX952_PAD_SD1_DATA1__WAKEUPMIX_TOP_FLEXIO1_FLEXIO_11 0x01= 60 0x0390 0x04E8 0x04 0x01 +#define IMX952_PAD_SD1_DATA1__WAKEUPMIX_TOP_GPIO3_IO_11 0x01= 60 0x0390 0x0000 0x05 0x00 + +#define IMX952_PAD_SD1_DATA2__WAKEUPMIX_TOP_USDHC1_DATA2 0x01= 64 0x0394 0x0000 0x00 0x00 +#define IMX952_PAD_SD1_DATA2__WAKEUPMIX_TOP_XSPI1_INTFA_B 0x01= 64 0x0394 0x0624 0x01 0x01 +#define IMX952_PAD_SD1_DATA2__WAKEUPMIX_TOP_FLEXIO1_FLEXIO_12 0x01= 64 0x0394 0x04EC 0x04 0x01 +#define IMX952_PAD_SD1_DATA2__WAKEUPMIX_TOP_GPIO3_IO_12 0x01= 64 0x0394 0x0000 0x05 0x00 +#define IMX952_PAD_SD1_DATA2__CCMSRCGPCMIX_TOP_PMIC_READY 0x01= 64 0x0394 0x0000 0x06 0x00 + +#define IMX952_PAD_SD1_DATA3__WAKEUPMIX_TOP_USDHC1_DATA3 0x01= 68 0x0398 0x0000 0x00 0x00 +#define IMX952_PAD_SD1_DATA3__WAKEUPMIX_TOP_XSPI1_A_SS1_B 0x01= 68 0x0398 0x064C 0x01 0x00 +#define IMX952_PAD_SD1_DATA3__WAKEUPMIX_TOP_FLEXIO1_FLEXIO_13 0x01= 68 0x0398 0x04F0 0x04 0x01 +#define IMX952_PAD_SD1_DATA3__WAKEUPMIX_TOP_GPIO3_IO_13 0x01= 68 0x0398 0x0000 0x05 0x00 + +#define IMX952_PAD_SD1_DATA4__WAKEUPMIX_TOP_USDHC1_DATA4 0x01= 6C 0x039C 0x0000 0x00 0x00 +#define IMX952_PAD_SD1_DATA4__WAKEUPMIX_TOP_XSPI1_A_DATA_4 0x01= 6C 0x039C 0x0638 0x01 0x00 +#define IMX952_PAD_SD1_DATA4__WAKEUPMIX_TOP_FLEXIO1_FLEXIO_14 0x01= 6C 0x039C 0x04F4 0x04 0x01 +#define IMX952_PAD_SD1_DATA4__WAKEUPMIX_TOP_GPIO3_IO_14 0x01= 6C 0x039C 0x0000 0x05 0x00 +#define IMX952_PAD_SD1_DATA4__WAKEUPMIX_TOP_XSPI_SLV_DATA_4 0x01= 6C 0x039C 0x066C 0x06 0x00 + +#define IMX952_PAD_SD1_DATA5__WAKEUPMIX_TOP_USDHC1_DATA5 0x01= 70 0x03A0 0x0000 0x00 0x00 +#define IMX952_PAD_SD1_DATA5__WAKEUPMIX_TOP_XSPI1_A_DATA_5 0x01= 70 0x03A0 0x063C 0x01 0x00 +#define IMX952_PAD_SD1_DATA5__WAKEUPMIX_TOP_USDHC1_RESET_B 0x01= 70 0x03A0 0x0000 0x02 0x00 +#define IMX952_PAD_SD1_DATA5__WAKEUPMIX_TOP_FLEXIO1_FLEXIO_15 0x01= 70 0x03A0 0x04F8 0x04 0x01 +#define IMX952_PAD_SD1_DATA5__WAKEUPMIX_TOP_GPIO3_IO_15 0x01= 70 0x03A0 0x0000 0x05 0x00 +#define IMX952_PAD_SD1_DATA5__WAKEUPMIX_TOP_XSPI_SLV_DATA_5 0x01= 70 0x03A0 0x0670 0x06 0x00 + +#define IMX952_PAD_SD1_DATA6__WAKEUPMIX_TOP_USDHC1_DATA6 0x01= 74 0x03A4 0x0000 0x00 0x00 +#define IMX952_PAD_SD1_DATA6__WAKEUPMIX_TOP_XSPI1_A_DATA_6 0x01= 74 0x03A4 0x0640 0x01 0x00 +#define IMX952_PAD_SD1_DATA6__WAKEUPMIX_TOP_USDHC1_CD_B 0x01= 74 0x03A4 0x0000 0x02 0x00 +#define IMX952_PAD_SD1_DATA6__WAKEUPMIX_TOP_FLEXIO1_FLEXIO_16 0x01= 74 0x03A4 0x04FC 0x04 0x01 +#define IMX952_PAD_SD1_DATA6__WAKEUPMIX_TOP_GPIO3_IO_16 0x01= 74 0x03A4 0x0000 0x05 0x00 +#define IMX952_PAD_SD1_DATA6__WAKEUPMIX_TOP_XSPI_SLV_DATA_6 0x01= 74 0x03A4 0x0674 0x06 0x00 + +#define IMX952_PAD_SD1_DATA7__WAKEUPMIX_TOP_USDHC1_DATA7 0x01= 78 0x03A8 0x0000 0x00 0x00 +#define IMX952_PAD_SD1_DATA7__WAKEUPMIX_TOP_XSPI1_A_DATA_7 0x01= 78 0x03A8 0x0644 0x01 0x00 +#define IMX952_PAD_SD1_DATA7__WAKEUPMIX_TOP_USDHC1_WP 0x01= 78 0x03A8 0x0000 0x02 0x00 +#define IMX952_PAD_SD1_DATA7__WAKEUPMIX_TOP_FLEXIO1_FLEXIO_17 0x01= 78 0x03A8 0x0500 0x04 0x01 +#define IMX952_PAD_SD1_DATA7__WAKEUPMIX_TOP_GPIO3_IO_17 0x01= 78 0x03A8 0x0000 0x05 0x00 +#define IMX952_PAD_SD1_DATA7__WAKEUPMIX_TOP_XSPI_SLV_DATA_7 0x01= 78 0x03A8 0x0678 0x06 0x00 + +#define IMX952_PAD_SD1_STROBE__WAKEUPMIX_TOP_USDHC1_STROBE 0x01= 7C 0x03AC 0x0000 0x00 0x00 +#define IMX952_PAD_SD1_STROBE__WAKEUPMIX_TOP_XSPI1_A_DQS 0x01= 7C 0x03AC 0x0620 0x01 0x00 +#define IMX952_PAD_SD1_STROBE__WAKEUPMIX_TOP_FLEXIO1_FLEXIO_18 0x01= 7C 0x03AC 0x0504 0x04 0x01 +#define IMX952_PAD_SD1_STROBE__WAKEUPMIX_TOP_GPIO3_IO_18 0x01= 7C 0x03AC 0x0000 0x05 0x00 +#define IMX952_PAD_SD1_STROBE__WAKEUPMIX_TOP_XSPI_SLV_DQS 0x01= 7C 0x03AC 0x0654 0x06 0x00 + +#define IMX952_PAD_SD2_VSELECT__WAKEUPMIX_TOP_USDHC2_VSELECT 0x01= 80 0x03B0 0x0000 0x00 0x00 +#define IMX952_PAD_SD2_VSELECT__WAKEUPMIX_TOP_USDHC2_WP 0x01= 80 0x03B0 0x0000 0x01 0x00 +#define IMX952_PAD_SD2_VSELECT__WAKEUPMIX_TOP_LPTMR2_ALT2 0x01= 80 0x03B0 0x057C 0x02 0x01 +#define IMX952_PAD_SD2_VSELECT__WAKEUPMIX_TOP_FLEXIO1_FLEXIO_19 0x01= 80 0x03B0 0x0508 0x04 0x01 +#define IMX952_PAD_SD2_VSELECT__WAKEUPMIX_TOP_GPIO3_IO_19 0x01= 80 0x03B0 0x0000 0x05 0x00 +#define IMX952_PAD_SD2_VSELECT__CCMSRCGPCMIX_TOP_EXT_CLK1 0x01= 80 0x03B0 0x0478 0x06 0x01 + +#define IMX952_PAD_SD3_CLK__WAKEUPMIX_TOP_USDHC3_CLK 0x01= 84 0x03B4 0x0604 0x00 0x01 +#define IMX952_PAD_SD3_CLK__WAKEUPMIX_TOP_XSPI1_A_SCLK 0x01= 84 0x03B4 0x061C 0x01 0x00 +#define IMX952_PAD_SD3_CLK__WAKEUPMIX_TOP_SAI5_TX_DATA_1 0x01= 84 0x03B4 0x0000 0x02 0x00 +#define IMX952_PAD_SD3_CLK__WAKEUPMIX_TOP_SAI5_RX_DATA_0 0x01= 84 0x03B4 0x05D8 0x03 0x00 +#define IMX952_PAD_SD3_CLK__WAKEUPMIX_TOP_FLEXIO1_FLEXIO_20 0x01= 84 0x03B4 0x050C 0x04 0x01 +#define IMX952_PAD_SD3_CLK__WAKEUPMIX_TOP_GPIO3_IO_20 0x01= 84 0x03B4 0x0000 0x05 0x00 +#define IMX952_PAD_SD3_CLK__WAKEUPMIX_TOP_XSPI_SLV_CLK 0x01= 84 0x03B4 0x0658 0x06 0x00 + +#define IMX952_PAD_SD3_CMD__WAKEUPMIX_TOP_USDHC3_CMD 0x01= 88 0x03B8 0x0608 0x00 0x01 +#define IMX952_PAD_SD3_CMD__WAKEUPMIX_TOP_XSPI1_A_SS0_B 0x01= 88 0x03B8 0x0648 0x01 0x00 +#define IMX952_PAD_SD3_CMD__WAKEUPMIX_TOP_SAI5_TX_DATA_2 0x01= 88 0x03B8 0x0000 0x02 0x00 +#define IMX952_PAD_SD3_CMD__WAKEUPMIX_TOP_SAI5_RX_SYNC 0x01= 88 0x03B8 0x05E8 0x03 0x00 +#define IMX952_PAD_SD3_CMD__WAKEUPMIX_TOP_FLEXIO1_FLEXIO_21 0x01= 88 0x03B8 0x0510 0x04 0x01 +#define IMX952_PAD_SD3_CMD__WAKEUPMIX_TOP_GPIO3_IO_21 0x01= 88 0x03B8 0x0000 0x05 0x00 +#define IMX952_PAD_SD3_CMD__WAKEUPMIX_TOP_XSPI_SLV_CS 0x01= 88 0x03B8 0x0650 0x06 0x00 + +#define IMX952_PAD_SD3_DATA0__WAKEUPMIX_TOP_USDHC3_DATA0 0x01= 8C 0x03BC 0x060C 0x00 0x01 +#define IMX952_PAD_SD3_DATA0__WAKEUPMIX_TOP_XSPI1_A_DATA_0 0x01= 8C 0x03BC 0x0628 0x01 0x00 +#define IMX952_PAD_SD3_DATA0__WAKEUPMIX_TOP_SAI5_TX_DATA_3 0x01= 8C 0x03BC 0x0000 0x02 0x00 +#define IMX952_PAD_SD3_DATA0__WAKEUPMIX_TOP_SAI5_RX_BCLK 0x01= 8C 0x03BC 0x05D4 0x03 0x00 +#define IMX952_PAD_SD3_DATA0__WAKEUPMIX_TOP_FLEXIO1_FLEXIO_22 0x01= 8C 0x03BC 0x0514 0x04 0x01 +#define IMX952_PAD_SD3_DATA0__WAKEUPMIX_TOP_GPIO3_IO_22 0x01= 8C 0x03BC 0x0000 0x05 0x00 +#define IMX952_PAD_SD3_DATA0__WAKEUPMIX_TOP_XSPI_SLV_DATA_0 0x01= 8C 0x03BC 0x065C 0x06 0x00 + +#define IMX952_PAD_SD3_DATA1__WAKEUPMIX_TOP_USDHC3_DATA1 0x01= 90 0x03C0 0x0610 0x00 0x01 +#define IMX952_PAD_SD3_DATA1__WAKEUPMIX_TOP_XSPI1_A_DATA_1 0x01= 90 0x03C0 0x062C 0x01 0x00 +#define IMX952_PAD_SD3_DATA1__WAKEUPMIX_TOP_SAI5_RX_DATA_1 0x01= 90 0x03C0 0x05DC 0x02 0x00 +#define IMX952_PAD_SD3_DATA1__WAKEUPMIX_TOP_SAI5_TX_DATA_0 0x01= 90 0x03C0 0x0000 0x03 0x00 +#define IMX952_PAD_SD3_DATA1__WAKEUPMIX_TOP_FLEXIO1_FLEXIO_23 0x01= 90 0x03C0 0x0518 0x04 0x01 +#define IMX952_PAD_SD3_DATA1__WAKEUPMIX_TOP_GPIO3_IO_23 0x01= 90 0x03C0 0x0000 0x05 0x00 +#define IMX952_PAD_SD3_DATA1__WAKEUPMIX_TOP_XSPI_SLV_DATA_1 0x01= 90 0x03C0 0x0660 0x06 0x00 + +#define IMX952_PAD_SD3_DATA2__WAKEUPMIX_TOP_USDHC3_DATA2 0x01= 94 0x03C4 0x0614 0x00 0x01 +#define IMX952_PAD_SD3_DATA2__WAKEUPMIX_TOP_XSPI1_A_DATA_2 0x01= 94 0x03C4 0x0630 0x01 0x00 +#define IMX952_PAD_SD3_DATA2__WAKEUPMIX_TOP_SAI5_RX_DATA_2 0x01= 94 0x03C4 0x05E0 0x02 0x00 +#define IMX952_PAD_SD3_DATA2__WAKEUPMIX_TOP_SAI5_TX_SYNC 0x01= 94 0x03C4 0x05F0 0x03 0x00 +#define IMX952_PAD_SD3_DATA2__WAKEUPMIX_TOP_FLEXIO1_FLEXIO_24 0x01= 94 0x03C4 0x051C 0x04 0x01 +#define IMX952_PAD_SD3_DATA2__WAKEUPMIX_TOP_GPIO3_IO_24 0x01= 94 0x03C4 0x0000 0x05 0x00 +#define IMX952_PAD_SD3_DATA2__WAKEUPMIX_TOP_XSPI_SLV_DATA_2 0x01= 94 0x03C4 0x0664 0x06 0x00 + +#define IMX952_PAD_SD3_DATA3__WAKEUPMIX_TOP_USDHC3_DATA3 0x01= 98 0x03C8 0x0618 0x00 0x01 +#define IMX952_PAD_SD3_DATA3__WAKEUPMIX_TOP_XSPI1_A_DATA_3 0x01= 98 0x03C8 0x0634 0x01 0x00 +#define IMX952_PAD_SD3_DATA3__WAKEUPMIX_TOP_SAI5_RX_DATA_3 0x01= 98 0x03C8 0x05E4 0x02 0x00 +#define IMX952_PAD_SD3_DATA3__WAKEUPMIX_TOP_SAI5_TX_BCLK 0x01= 98 0x03C8 0x05EC 0x03 0x00 +#define IMX952_PAD_SD3_DATA3__WAKEUPMIX_TOP_FLEXIO1_FLEXIO_25 0x01= 98 0x03C8 0x0520 0x04 0x01 +#define IMX952_PAD_SD3_DATA3__WAKEUPMIX_TOP_GPIO3_IO_25 0x01= 98 0x03C8 0x0000 0x05 0x00 +#define IMX952_PAD_SD3_DATA3__WAKEUPMIX_TOP_XSPI_SLV_DATA_3 0x01= 98 0x03C8 0x0668 0x06 0x00 + +#define IMX952_PAD_XSPI1_DATA0__WAKEUPMIX_TOP_XSPI1_A_DATA_0 0x01= 9C 0x03CC 0x0628 0x00 0x01 +#define IMX952_PAD_XSPI1_DATA0__NETCMIX_TOP_SAI2_TX_DATA_4 0x01= 9C 0x03CC 0x0000 0x01 0x00 +#define IMX952_PAD_XSPI1_DATA0__WAKEUPMIX_TOP_SAI4_TX_BCLK 0x01= 9C 0x03CC 0x05CC 0x02 0x01 +#define IMX952_PAD_XSPI1_DATA0__WAKEUPMIX_TOP_SAI4_RX_DATA_1 0x01= 9C 0x03CC 0x0000 0x03 0x00 +#define IMX952_PAD_XSPI1_DATA0__WAKEUPMIX_TOP_XSPI_SLV_DATA_0 0x01= 9C 0x03CC 0x065C 0x04 0x01 +#define IMX952_PAD_XSPI1_DATA0__WAKEUPMIX_TOP_GPIO5_IO_0 0x01= 9C 0x03CC 0x0000 0x05 0x00 + +#define IMX952_PAD_XSPI1_DATA1__WAKEUPMIX_TOP_XSPI1_A_DATA_1 0x01= A0 0x03D0 0x062C 0x00 0x01 +#define IMX952_PAD_XSPI1_DATA1__NETCMIX_TOP_SAI2_TX_DATA_5 0x01= A0 0x03D0 0x0000 0x01 0x00 +#define IMX952_PAD_XSPI1_DATA1__WAKEUPMIX_TOP_SAI4_TX_SYNC 0x01= A0 0x03D0 0x05D0 0x02 0x01 +#define IMX952_PAD_XSPI1_DATA1__WAKEUPMIX_TOP_SAI4_TX_DATA_1 0x01= A0 0x03D0 0x0000 0x03 0x00 +#define IMX952_PAD_XSPI1_DATA1__WAKEUPMIX_TOP_XSPI_SLV_DATA_1 0x01= A0 0x03D0 0x0660 0x04 0x01 +#define IMX952_PAD_XSPI1_DATA1__WAKEUPMIX_TOP_GPIO5_IO_1 0x01= A0 0x03D0 0x0000 0x05 0x00 + +#define IMX952_PAD_XSPI1_DATA2__WAKEUPMIX_TOP_XSPI1_A_DATA_2 0x01= A4 0x03D4 0x0630 0x00 0x01 +#define IMX952_PAD_XSPI1_DATA2__NETCMIX_TOP_SAI2_TX_DATA_6 0x01= A4 0x03D4 0x0000 0x01 0x00 +#define IMX952_PAD_XSPI1_DATA2__WAKEUPMIX_TOP_SAI4_TX_DATA_0 0x01= A4 0x03D4 0x0000 0x02 0x00 +#define IMX952_PAD_XSPI1_DATA2__WAKEUPMIX_TOP_XSPI_SLV_DATA_2 0x01= A4 0x03D4 0x0664 0x04 0x01 +#define IMX952_PAD_XSPI1_DATA2__WAKEUPMIX_TOP_GPIO5_IO_2 0x01= A4 0x03D4 0x0000 0x05 0x00 + +#define IMX952_PAD_XSPI1_DATA3__WAKEUPMIX_TOP_XSPI1_A_DATA_3 0x01= A8 0x03D8 0x0634 0x00 0x01 +#define IMX952_PAD_XSPI1_DATA3__NETCMIX_TOP_SAI2_TX_DATA_7 0x01= A8 0x03D8 0x0000 0x01 0x00 +#define IMX952_PAD_XSPI1_DATA3__WAKEUPMIX_TOP_SAI4_RX_DATA_0 0x01= A8 0x03D8 0x05C4 0x02 0x01 +#define IMX952_PAD_XSPI1_DATA3__WAKEUPMIX_TOP_XSPI_SLV_DATA_3 0x01= A8 0x03D8 0x0668 0x04 0x01 +#define IMX952_PAD_XSPI1_DATA3__WAKEUPMIX_TOP_GPIO5_IO_3 0x01= A8 0x03D8 0x0000 0x05 0x00 + +#define IMX952_PAD_XSPI1_DATA4__WAKEUPMIX_TOP_XSPI1_A_DATA_4 0x01= AC 0x03DC 0x0638 0x00 0x01 +#define IMX952_PAD_XSPI1_DATA4__WAKEUPMIX_TOP_SAI5_TX_DATA_0 0x01= AC 0x03DC 0x0000 0x01 0x00 +#define IMX952_PAD_XSPI1_DATA4__WAKEUPMIX_TOP_SAI5_RX_DATA_1 0x01= AC 0x03DC 0x05DC 0x02 0x01 +#define IMX952_PAD_XSPI1_DATA4__WAKEUPMIX_TOP_XSPI_SLV_DATA_4 0x01= AC 0x03DC 0x066C 0x04 0x01 +#define IMX952_PAD_XSPI1_DATA4__WAKEUPMIX_TOP_GPIO5_IO_4 0x01= AC 0x03DC 0x0000 0x05 0x00 + +#define IMX952_PAD_XSPI1_DATA5__WAKEUPMIX_TOP_XSPI1_A_DATA_5 0x01= B0 0x03E0 0x063C 0x00 0x01 +#define IMX952_PAD_XSPI1_DATA5__WAKEUPMIX_TOP_SAI5_TX_SYNC 0x01= B0 0x03E0 0x05F0 0x01 0x01 +#define IMX952_PAD_XSPI1_DATA5__WAKEUPMIX_TOP_SAI5_RX_DATA_2 0x01= B0 0x03E0 0x05E0 0x02 0x01 +#define IMX952_PAD_XSPI1_DATA5__NETCMIX_TOP_SAI2_RX_DATA_6 0x01= B0 0x03E0 0x049C 0x03 0x00 +#define IMX952_PAD_XSPI1_DATA5__WAKEUPMIX_TOP_XSPI_SLV_DATA_5 0x01= B0 0x03E0 0x0670 0x04 0x01 +#define IMX952_PAD_XSPI1_DATA5__WAKEUPMIX_TOP_GPIO5_IO_5 0x01= B0 0x03E0 0x0000 0x05 0x00 + +#define IMX952_PAD_XSPI1_DATA6__WAKEUPMIX_TOP_XSPI1_A_DATA_6 0x01= B4 0x03E4 0x0640 0x00 0x01 +#define IMX952_PAD_XSPI1_DATA6__WAKEUPMIX_TOP_SAI5_TX_BCLK 0x01= B4 0x03E4 0x05EC 0x01 0x01 +#define IMX952_PAD_XSPI1_DATA6__WAKEUPMIX_TOP_SAI5_RX_DATA_3 0x01= B4 0x03E4 0x05E4 0x02 0x01 +#define IMX952_PAD_XSPI1_DATA6__NETCMIX_TOP_SAI2_RX_DATA_7 0x01= B4 0x03E4 0x04A0 0x03 0x00 +#define IMX952_PAD_XSPI1_DATA6__WAKEUPMIX_TOP_XSPI_SLV_DATA_6 0x01= B4 0x03E4 0x0674 0x04 0x01 +#define IMX952_PAD_XSPI1_DATA6__WAKEUPMIX_TOP_GPIO5_IO_6 0x01= B4 0x03E4 0x0000 0x05 0x00 + +#define IMX952_PAD_XSPI1_DATA7__WAKEUPMIX_TOP_XSPI1_A_DATA_7 0x01= B8 0x03E8 0x0644 0x00 0x01 +#define IMX952_PAD_XSPI1_DATA7__WAKEUPMIX_TOP_SAI5_RX_DATA_0 0x01= B8 0x03E8 0x05D8 0x01 0x01 +#define IMX952_PAD_XSPI1_DATA7__WAKEUPMIX_TOP_SAI5_TX_DATA_1 0x01= B8 0x03E8 0x0000 0x02 0x00 +#define IMX952_PAD_XSPI1_DATA7__WAKEUPMIX_TOP_XSPI_SLV_DATA_7 0x01= B8 0x03E8 0x0678 0x04 0x01 +#define IMX952_PAD_XSPI1_DATA7__WAKEUPMIX_TOP_GPIO5_IO_7 0x01= B8 0x03E8 0x0000 0x05 0x00 + +#define IMX952_PAD_XSPI1_DQS__WAKEUPMIX_TOP_XSPI1_A_DQS 0x01= BC 0x03EC 0x0620 0x00 0x01 +#define IMX952_PAD_XSPI1_DQS__WAKEUPMIX_TOP_SAI5_RX_SYNC 0x01= BC 0x03EC 0x05E8 0x01 0x01 +#define IMX952_PAD_XSPI1_DQS__WAKEUPMIX_TOP_SAI5_TX_DATA_2 0x01= BC 0x03EC 0x0000 0x02 0x00 +#define IMX952_PAD_XSPI1_DQS__NETCMIX_TOP_SAI2_RX_DATA_6 0x01= BC 0x03EC 0x049C 0x03 0x01 +#define IMX952_PAD_XSPI1_DQS__WAKEUPMIX_TOP_XSPI_SLV_DQS 0x01= BC 0x03EC 0x0654 0x04 0x01 +#define IMX952_PAD_XSPI1_DQS__WAKEUPMIX_TOP_GPIO5_IO_8 0x01= BC 0x03EC 0x0000 0x05 0x00 + +#define IMX952_PAD_XSPI1_SCLK__WAKEUPMIX_TOP_XSPI1_A_SCLK 0x01= C0 0x03F0 0x061C 0x00 0x01 +#define IMX952_PAD_XSPI1_SCLK__NETCMIX_TOP_SAI2_RX_DATA_4 0x01= C0 0x03F0 0x0000 0x01 0x00 +#define IMX952_PAD_XSPI1_SCLK__WAKEUPMIX_TOP_SAI4_RX_SYNC 0x01= C0 0x03F0 0x05C8 0x02 0x01 +#define IMX952_PAD_XSPI1_SCLK__WAKEUPMIX_TOP_XSPI_SLV_CLK 0x01= C0 0x03F0 0x0658 0x04 0x01 +#define IMX952_PAD_XSPI1_SCLK__WAKEUPMIX_TOP_GPIO5_IO_9 0x01= C0 0x03F0 0x0000 0x05 0x00 + +#define IMX952_PAD_XSPI1_SS0_B__WAKEUPMIX_TOP_XSPI1_A_SS0_B 0x01= C4 0x03F4 0x0648 0x00 0x01 +#define IMX952_PAD_XSPI1_SS0_B__NETCMIX_TOP_SAI2_RX_DATA_5 0x01= C4 0x03F4 0x0000 0x01 0x00 +#define IMX952_PAD_XSPI1_SS0_B__WAKEUPMIX_TOP_SAI4_RX_BCLK 0x01= C4 0x03F4 0x05C0 0x02 0x01 +#define IMX952_PAD_XSPI1_SS0_B__WAKEUPMIX_TOP_XSPI_SLV_CS 0x01= C4 0x03F4 0x0650 0x04 0x01 +#define IMX952_PAD_XSPI1_SS0_B__WAKEUPMIX_TOP_GPIO5_IO_10 0x01= C4 0x03F4 0x0000 0x05 0x00 + +#define IMX952_PAD_XSPI1_SS1_B__WAKEUPMIX_TOP_XSPI1_A_SS1_B 0x01= C8 0x03F8 0x064C 0x00 0x01 +#define IMX952_PAD_XSPI1_SS1_B__WAKEUPMIX_TOP_SAI5_RX_BCLK 0x01= C8 0x03F8 0x05D4 0x01 0x01 +#define IMX952_PAD_XSPI1_SS1_B__WAKEUPMIX_TOP_SAI5_TX_DATA_3 0x01= C8 0x03F8 0x0000 0x02 0x00 +#define IMX952_PAD_XSPI1_SS1_B__NETCMIX_TOP_SAI2_RX_DATA_7 0x01= C8 0x03F8 0x04A0 0x03 0x01 +#define IMX952_PAD_XSPI1_SS1_B__WAKEUPMIX_TOP_GPIO5_IO_11 0x01= C8 0x03F8 0x0000 0x05 0x00 + +#define IMX952_PAD_SD2_CD_B__WAKEUPMIX_TOP_USDHC2_CD_B 0x01= CC 0x03FC 0x0000 0x00 0x00 +#define IMX952_PAD_SD2_CD_B__NETCMIX_TOP_NETC_TMR_1588_TRIG1 0x01= CC 0x03FC 0x0494 0x01 0x01 +#define IMX952_PAD_SD2_CD_B__WAKEUPMIX_TOP_I3C2_SCL 0x01= CC 0x03FC 0x0524 0x02 0x01 +#define IMX952_PAD_SD2_CD_B__WAKEUPMIX_TOP_FLEXIO1_FLEXIO_0 0x01= CC 0x03FC 0x04BC 0x04 0x01 +#define IMX952_PAD_SD2_CD_B__WAKEUPMIX_TOP_GPIO3_IO_0 0x01= CC 0x03FC 0x0000 0x05 0x00 + +#define IMX952_PAD_SD2_CLK__WAKEUPMIX_TOP_USDHC2_CLK 0x01= D0 0x0400 0x0000 0x00 0x00 +#define IMX952_PAD_SD2_CLK__NETCMIX_TOP_NETC_TMR_1588_PP1 0x01= D0 0x0400 0x0000 0x01 0x00 +#define IMX952_PAD_SD2_CLK__WAKEUPMIX_TOP_I3C2_SDA 0x01= D0 0x0400 0x0528 0x02 0x01 +#define IMX952_PAD_SD2_CLK__WAKEUPMIX_TOP_FLEXIO1_FLEXIO_1 0x01= D0 0x0400 0x04C0 0x04 0x01 +#define IMX952_PAD_SD2_CLK__WAKEUPMIX_TOP_GPIO3_IO_1 0x01= D0 0x0400 0x0000 0x05 0x00 +#define IMX952_PAD_SD2_CLK__CCMSRCGPCMIX_TOP_OBSERVE_0 0x01= D0 0x0400 0x0000 0x06 0x00 + +#define IMX952_PAD_SD2_CMD__WAKEUPMIX_TOP_USDHC2_CMD 0x01= D4 0x0404 0x0000 0x00 0x00 +#define IMX952_PAD_SD2_CMD__NETCMIX_TOP_NETC_TMR_1588_TRIG2 0x01= D4 0x0404 0x0498 0x01 0x01 +#define IMX952_PAD_SD2_CMD__WAKEUPMIX_TOP_I3C2_PUR 0x01= D4 0x0404 0x0000 0x02 0x00 +#define IMX952_PAD_SD2_CMD__WAKEUPMIX_TOP_I3C2_PUR_B 0x01= D4 0x0404 0x0000 0x03 0x00 +#define IMX952_PAD_SD2_CMD__WAKEUPMIX_TOP_FLEXIO1_FLEXIO_2 0x01= D4 0x0404 0x04C4 0x04 0x01 +#define IMX952_PAD_SD2_CMD__WAKEUPMIX_TOP_GPIO3_IO_2 0x01= D4 0x0404 0x0000 0x05 0x00 +#define IMX952_PAD_SD2_CMD__CCMSRCGPCMIX_TOP_OBSERVE_1 0x01= D4 0x0404 0x0000 0x06 0x00 + +#define IMX952_PAD_SD2_DATA0__WAKEUPMIX_TOP_USDHC2_DATA0 0x01= D8 0x0408 0x0000 0x00 0x00 +#define IMX952_PAD_SD2_DATA0__NETCMIX_TOP_NETC_TMR_1588_PP2 0x01= D8 0x0408 0x0000 0x01 0x00 +#define IMX952_PAD_SD2_DATA0__WAKEUPMIX_TOP_CAN2_TX 0x01= D8 0x0408 0x0000 0x02 0x00 +#define IMX952_PAD_SD2_DATA0__WAKEUPMIX_TOP_FLEXIO1_FLEXIO_3 0x01= D8 0x0408 0x04C8 0x04 0x01 +#define IMX952_PAD_SD2_DATA0__WAKEUPMIX_TOP_GPIO3_IO_3 0x01= D8 0x0408 0x0000 0x05 0x00 +#define IMX952_PAD_SD2_DATA0__CCMSRCGPCMIX_TOP_OBSERVE_2 0x01= D8 0x0408 0x0000 0x06 0x00 + +#define IMX952_PAD_SD2_DATA1__WAKEUPMIX_TOP_USDHC2_DATA1 0x01= DC 0x040C 0x0000 0x00 0x00 +#define IMX952_PAD_SD2_DATA1__NETCMIX_TOP_NETC_TMR_1588_CLK 0x01= DC 0x040C 0x0000 0x01 0x00 +#define IMX952_PAD_SD2_DATA1__WAKEUPMIX_TOP_CAN2_RX 0x01= DC 0x040C 0x04A4 0x02 0x03 +#define IMX952_PAD_SD2_DATA1__WAKEUPMIX_TOP_FLEXIO1_FLEXIO_4 0x01= DC 0x040C 0x04CC 0x04 0x01 +#define IMX952_PAD_SD2_DATA1__WAKEUPMIX_TOP_GPIO3_IO_4 0x01= DC 0x040C 0x0000 0x05 0x00 + +#define IMX952_PAD_SD2_DATA2__WAKEUPMIX_TOP_USDHC2_DATA2 0x01= E0 0x0410 0x0000 0x00 0x00 +#define IMX952_PAD_SD2_DATA2__NETCMIX_TOP_NETC_TMR_1588_PP3 0x01= E0 0x0410 0x0000 0x01 0x00 +#define IMX952_PAD_SD2_DATA2__NETCMIX_TOP_MQS2_RIGHT 0x01= E0 0x0410 0x0000 0x02 0x00 +#define IMX952_PAD_SD2_DATA2__WAKEUPMIX_TOP_FLEXIO1_FLEXIO_5 0x01= E0 0x0410 0x04D0 0x04 0x01 +#define IMX952_PAD_SD2_DATA2__WAKEUPMIX_TOP_GPIO3_IO_5 0x01= E0 0x0410 0x0000 0x05 0x00 + +#define IMX952_PAD_SD2_DATA3__WAKEUPMIX_TOP_USDHC2_DATA3 0x01= E4 0x0414 0x0000 0x00 0x00 +#define IMX952_PAD_SD2_DATA3__WAKEUPMIX_TOP_LPTMR2_ALT0 0x01= E4 0x0414 0x0574 0x01 0x01 +#define IMX952_PAD_SD2_DATA3__NETCMIX_TOP_MQS2_LEFT 0x01= E4 0x0414 0x0000 0x02 0x00 +#define IMX952_PAD_SD2_DATA3__NETCMIX_TOP_NETC_TMR_1588_ALARM1 0x01= E4 0x0414 0x0000 0x03 0x00 +#define IMX952_PAD_SD2_DATA3__WAKEUPMIX_TOP_FLEXIO1_FLEXIO_6 0x01= E4 0x0414 0x04D4 0x04 0x01 +#define IMX952_PAD_SD2_DATA3__WAKEUPMIX_TOP_GPIO3_IO_6 0x01= E4 0x0414 0x0000 0x05 0x00 + +#define IMX952_PAD_SD2_RESET_B__WAKEUPMIX_TOP_USDHC2_RESET_B 0x01= E8 0x0418 0x0000 0x00 0x00 +#define IMX952_PAD_SD2_RESET_B__WAKEUPMIX_TOP_LPTMR2_ALT1 0x01= E8 0x0418 0x0578 0x01 0x01 +#define IMX952_PAD_SD2_RESET_B__NETCMIX_TOP_NETC_TMR_1588_GCLK 0x01= E8 0x0418 0x0000 0x03 0x00 +#define IMX952_PAD_SD2_RESET_B__WAKEUPMIX_TOP_FLEXIO1_FLEXIO_7 0x01= E8 0x0418 0x04D8 0x04 0x01 +#define IMX952_PAD_SD2_RESET_B__WAKEUPMIX_TOP_GPIO3_IO_7 0x01= E8 0x0418 0x0000 0x05 0x00 + +#define IMX952_PAD_I2C1_SCL__AONMIX_TOP_LPI2C1_SCL 0x01= EC 0x041C 0x0000 0x00 0x00 +#define IMX952_PAD_I2C1_SCL__AONMIX_TOP_I3C1_SCL 0x01= EC 0x041C 0x0000 0x01 0x00 +#define IMX952_PAD_I2C1_SCL__AONMIX_TOP_LPUART1_DCD_B 0x01= EC 0x041C 0x0000 0x02 0x00 +#define IMX952_PAD_I2C1_SCL__AONMIX_TOP_TPM2_CH0 0x01= EC 0x041C 0x0000 0x03 0x00 +#define IMX952_PAD_I2C1_SCL__VPUMIX_TOP_UART_RX 0x01= EC 0x041C 0x0000 0x04 0x00 +#define IMX952_PAD_I2C1_SCL__AONMIX_TOP_GPIO1_IO_0 0x01= EC 0x041C 0x0000 0x05 0x00 + +#define IMX952_PAD_I2C1_SDA__AONMIX_TOP_LPI2C1_SDA 0x01= F0 0x0420 0x0000 0x00 0x00 +#define IMX952_PAD_I2C1_SDA__AONMIX_TOP_I3C1_SDA 0x01= F0 0x0420 0x0000 0x01 0x00 +#define IMX952_PAD_I2C1_SDA__AONMIX_TOP_LPUART1_RIN_B 0x01= F0 0x0420 0x0000 0x02 0x00 +#define IMX952_PAD_I2C1_SDA__AONMIX_TOP_TPM2_CH1 0x01= F0 0x0420 0x0000 0x03 0x00 +#define IMX952_PAD_I2C1_SDA__VPUMIX_TOP_UART_TX 0x01= F0 0x0420 0x0000 0x04 0x00 +#define IMX952_PAD_I2C1_SDA__AONMIX_TOP_GPIO1_IO_1 0x01= F0 0x0420 0x0000 0x05 0x00 + +#define IMX952_PAD_I2C2_SCL__AONMIX_TOP_LPI2C2_SCL 0x01= F4 0x0424 0x0000 0x00 0x00 +#define IMX952_PAD_I2C2_SCL__AONMIX_TOP_I3C1_PUR 0x01= F4 0x0424 0x0000 0x01 0x00 +#define IMX952_PAD_I2C2_SCL__AONMIX_TOP_LPUART2_DCD_B 0x01= F4 0x0424 0x0000 0x02 0x00 +#define IMX952_PAD_I2C2_SCL__AONMIX_TOP_TPM2_CH2 0x01= F4 0x0424 0x0000 0x03 0x00 +#define IMX952_PAD_I2C2_SCL__AONMIX_TOP_SAI1_RX_SYNC 0x01= F4 0x0424 0x0000 0x04 0x00 +#define IMX952_PAD_I2C2_SCL__AONMIX_TOP_GPIO1_IO_2 0x01= F4 0x0424 0x0000 0x05 0x00 +#define IMX952_PAD_I2C2_SCL__AONMIX_TOP_I3C1_PUR_B 0x01= F4 0x0424 0x0000 0x06 0x00 + +#define IMX952_PAD_I2C2_SDA__AONMIX_TOP_LPI2C2_SDA 0x01= F8 0x0428 0x0000 0x00 0x00 +#define IMX952_PAD_I2C2_SDA__AONMIX_TOP_LPUART2_RIN_B 0x01= F8 0x0428 0x0000 0x02 0x00 +#define IMX952_PAD_I2C2_SDA__AONMIX_TOP_TPM2_CH3 0x01= F8 0x0428 0x0000 0x03 0x00 +#define IMX952_PAD_I2C2_SDA__AONMIX_TOP_SAI1_RX_BCLK 0x01= F8 0x0428 0x0000 0x04 0x00 +#define IMX952_PAD_I2C2_SDA__AONMIX_TOP_GPIO1_IO_3 0x01= F8 0x0428 0x0000 0x05 0x00 + +#define IMX952_PAD_UART1_RXD__AONMIX_TOP_LPUART1_RX 0x01= FC 0x042C 0x0000 0x00 0x00 +#define IMX952_PAD_UART1_RXD__AONMIX_TOP_UART_CSSI_RX 0x01= FC 0x042C 0x0000 0x01 0x00 +#define IMX952_PAD_UART1_RXD__AONMIX_TOP_LPSPI2_SIN 0x01= FC 0x042C 0x0000 0x02 0x00 +#define IMX952_PAD_UART1_RXD__AONMIX_TOP_TPM1_CH0 0x01= FC 0x042C 0x0000 0x03 0x00 +#define IMX952_PAD_UART1_RXD__AONMIX_TOP_GPIO1_IO_4 0x01= FC 0x042C 0x0000 0x05 0x00 + +#define IMX952_PAD_UART1_TXD__AONMIX_TOP_LPUART1_TX 0x02= 00 0x0430 0x0000 0x00 0x00 +#define IMX952_PAD_UART1_TXD__AONMIX_TOP_UART_CSSI_TX 0x02= 00 0x0430 0x0000 0x01 0x00 +#define IMX952_PAD_UART1_TXD__AONMIX_TOP_LPSPI2_PCS0 0x02= 00 0x0430 0x0000 0x02 0x00 +#define IMX952_PAD_UART1_TXD__AONMIX_TOP_TPM1_CH1 0x02= 00 0x0430 0x0000 0x03 0x00 +#define IMX952_PAD_UART1_TXD__AONMIX_TOP_GPIO1_IO_5 0x02= 00 0x0430 0x0000 0x05 0x00 + +#define IMX952_PAD_UART2_RXD__AONMIX_TOP_LPUART2_RX 0x02= 04 0x0434 0x0000 0x00 0x00 +#define IMX952_PAD_UART2_RXD__AONMIX_TOP_LPUART1_CTS_B 0x02= 04 0x0434 0x0000 0x01 0x00 +#define IMX952_PAD_UART2_RXD__AONMIX_TOP_LPSPI2_SOUT 0x02= 04 0x0434 0x0000 0x02 0x00 +#define IMX952_PAD_UART2_RXD__AONMIX_TOP_TPM1_CH2 0x02= 04 0x0434 0x0000 0x03 0x00 +#define IMX952_PAD_UART2_RXD__AONMIX_TOP_SAI1_MCLK 0x02= 04 0x0434 0x0474 0x04 0x00 +#define IMX952_PAD_UART2_RXD__AONMIX_TOP_GPIO1_IO_6 0x02= 04 0x0434 0x0000 0x05 0x00 + +#define IMX952_PAD_UART2_TXD__AONMIX_TOP_LPUART2_TX 0x02= 08 0x0438 0x0000 0x00 0x00 +#define IMX952_PAD_UART2_TXD__AONMIX_TOP_LPUART1_RTS_B 0x02= 08 0x0438 0x0000 0x01 0x00 +#define IMX952_PAD_UART2_TXD__AONMIX_TOP_LPSPI2_SCK 0x02= 08 0x0438 0x0000 0x02 0x00 +#define IMX952_PAD_UART2_TXD__AONMIX_TOP_TPM1_CH3 0x02= 08 0x0438 0x0000 0x03 0x00 +#define IMX952_PAD_UART2_TXD__AONMIX_TOP_GPIO1_IO_7 0x02= 08 0x0438 0x0000 0x05 0x00 + +#define IMX952_PAD_PDM_CLK__AONMIX_TOP_PDM_CLK 0x02= 0C 0x043C 0x0000 0x00 0x00 +#define IMX952_PAD_PDM_CLK__AONMIX_TOP_MQS1_LEFT 0x02= 0C 0x043C 0x0000 0x01 0x00 +#define IMX952_PAD_PDM_CLK__AONMIX_TOP_LPTMR1_ALT0 0x02= 0C 0x043C 0x0000 0x04 0x00 +#define IMX952_PAD_PDM_CLK__AONMIX_TOP_GPIO1_IO_8 0x02= 0C 0x043C 0x0000 0x05 0x00 +#define IMX952_PAD_PDM_CLK__AONMIX_TOP_CAN1_TX 0x02= 0C 0x043C 0x0000 0x06 0x00 + +#define IMX952_PAD_PDM_BIT_STREAM0__AONMIX_TOP_PDM_BIT_STREAM_0 0x02= 10 0x0440 0x0464 0x00 0x00 +#define IMX952_PAD_PDM_BIT_STREAM0__AONMIX_TOP_MQS1_RIGHT 0x02= 10 0x0440 0x0000 0x01 0x00 +#define IMX952_PAD_PDM_BIT_STREAM0__AONMIX_TOP_LPSPI1_PCS1 0x02= 10 0x0440 0x0000 0x02 0x00 +#define IMX952_PAD_PDM_BIT_STREAM0__AONMIX_TOP_TPM1_EXTCLK 0x02= 10 0x0440 0x0000 0x03 0x00 +#define IMX952_PAD_PDM_BIT_STREAM0__AONMIX_TOP_LPTMR1_ALT1 0x02= 10 0x0440 0x0000 0x04 0x00 +#define IMX952_PAD_PDM_BIT_STREAM0__AONMIX_TOP_GPIO1_IO_9 0x02= 10 0x0440 0x0000 0x05 0x00 +#define IMX952_PAD_PDM_BIT_STREAM0__AONMIX_TOP_CAN1_RX 0x02= 10 0x0440 0x0460 0x06 0x00 + +#define IMX952_PAD_PDM_BIT_STREAM1__AONMIX_TOP_PDM_BIT_STREAM_1 0x02= 14 0x0444 0x0468 0x00 0x00 +#define IMX952_PAD_PDM_BIT_STREAM1__AONMIX_TOP_NMI 0x02= 14 0x0444 0x0000 0x01 0x00 +#define IMX952_PAD_PDM_BIT_STREAM1__AONMIX_TOP_LPSPI2_PCS1 0x02= 14 0x0444 0x0000 0x02 0x00 +#define IMX952_PAD_PDM_BIT_STREAM1__AONMIX_TOP_TPM2_EXTCLK 0x02= 14 0x0444 0x0000 0x03 0x00 +#define IMX952_PAD_PDM_BIT_STREAM1__AONMIX_TOP_LPTMR1_ALT2 0x02= 14 0x0444 0x0000 0x04 0x00 +#define IMX952_PAD_PDM_BIT_STREAM1__AONMIX_TOP_GPIO1_IO_10 0x02= 14 0x0444 0x0000 0x05 0x00 +#define IMX952_PAD_PDM_BIT_STREAM1__CCMSRCGPCMIX_TOP_EXT_CLK1 0x02= 14 0x0444 0x0478 0x06 0x00 + +#define IMX952_PAD_SAI1_TXFS__AONMIX_TOP_SAI1_TX_SYNC 0x02= 18 0x0448 0x0000 0x00 0x00 +#define IMX952_PAD_SAI1_TXFS__AONMIX_TOP_SAI1_TX_DATA_1 0x02= 18 0x0448 0x0000 0x01 0x00 +#define IMX952_PAD_SAI1_TXFS__AONMIX_TOP_LPSPI1_PCS0 0x02= 18 0x0448 0x0000 0x02 0x00 +#define IMX952_PAD_SAI1_TXFS__AONMIX_TOP_LPUART2_DTR_B 0x02= 18 0x0448 0x0000 0x03 0x00 +#define IMX952_PAD_SAI1_TXFS__AONMIX_TOP_MQS1_LEFT 0x02= 18 0x0448 0x0000 0x04 0x00 +#define IMX952_PAD_SAI1_TXFS__AONMIX_TOP_GPIO1_IO_11 0x02= 18 0x0448 0x0000 0x05 0x00 + +#define IMX952_PAD_SAI1_TXC__AONMIX_TOP_SAI1_TX_BCLK 0x02= 1C 0x044C 0x0000 0x00 0x00 +#define IMX952_PAD_SAI1_TXC__AONMIX_TOP_LPUART2_CTS_B 0x02= 1C 0x044C 0x0000 0x01 0x00 +#define IMX952_PAD_SAI1_TXC__AONMIX_TOP_LPSPI1_SIN 0x02= 1C 0x044C 0x0000 0x02 0x00 +#define IMX952_PAD_SAI1_TXC__AONMIX_TOP_LPUART1_DSR_B 0x02= 1C 0x044C 0x0000 0x03 0x00 +#define IMX952_PAD_SAI1_TXC__AONMIX_TOP_CAN1_RX 0x02= 1C 0x044C 0x0460 0x04 0x01 +#define IMX952_PAD_SAI1_TXC__AONMIX_TOP_GPIO1_IO_12 0x02= 1C 0x044C 0x0000 0x05 0x00 + +#define IMX952_PAD_SAI1_TXD0__AONMIX_TOP_SAI1_TX_DATA_0 0x02= 20 0x0450 0x0000 0x00 0x00 +#define IMX952_PAD_SAI1_TXD0__AONMIX_TOP_LPUART2_RTS_B 0x02= 20 0x0450 0x0000 0x01 0x00 +#define IMX952_PAD_SAI1_TXD0__AONMIX_TOP_LPSPI1_SCK 0x02= 20 0x0450 0x0000 0x02 0x00 +#define IMX952_PAD_SAI1_TXD0__AONMIX_TOP_LPUART1_DTR_B 0x02= 20 0x0450 0x0000 0x03 0x00 +#define IMX952_PAD_SAI1_TXD0__AONMIX_TOP_CAN1_TX 0x02= 20 0x0450 0x0000 0x04 0x00 +#define IMX952_PAD_SAI1_TXD0__AONMIX_TOP_GPIO1_IO_13 0x02= 20 0x0450 0x0000 0x05 0x00 + +#define IMX952_PAD_SAI1_RXD0__AONMIX_TOP_SAI1_RX_DATA_0 0x02= 24 0x0454 0x0000 0x00 0x00 +#define IMX952_PAD_SAI1_RXD0__AONMIX_TOP_SAI1_MCLK 0x02= 24 0x0454 0x0474 0x01 0x01 +#define IMX952_PAD_SAI1_RXD0__AONMIX_TOP_LPSPI1_SOUT 0x02= 24 0x0454 0x0000 0x02 0x00 +#define IMX952_PAD_SAI1_RXD0__AONMIX_TOP_LPUART2_DSR_B 0x02= 24 0x0454 0x0000 0x03 0x00 +#define IMX952_PAD_SAI1_RXD0__AONMIX_TOP_MQS1_RIGHT 0x02= 24 0x0454 0x0000 0x04 0x00 +#define IMX952_PAD_SAI1_RXD0__AONMIX_TOP_GPIO1_IO_14 0x02= 24 0x0454 0x0000 0x05 0x00 + +#define IMX952_PAD_WDOG_ANY__AONMIX_TOP_WDOG_ANY 0x02= 28 0x0458 0x0000 0x00 0x00 +#define IMX952_PAD_WDOG_ANY__AONMIX_TOP_FCCU_EOUT1 0x02= 28 0x0458 0x0000 0x01 0x00 +#define IMX952_PAD_WDOG_ANY__AONMIX_TOP_GPIO1_IO_15 0x02= 28 0x0458 0x0000 0x05 0x00 +#endif /* __DTS_IMX952_PINFUNC_H__ */ diff --git a/arch/arm64/boot/dts/freescale/imx952-power.h b/arch/arm64/boot= /dts/freescale/imx952-power.h new file mode 100644 index 0000000000000000000000000000000000000000..1d0fb8c93e249d32b8e5b05aaf2= 711ea76fb5b47 --- /dev/null +++ b/arch/arm64/boot/dts/freescale/imx952-power.h @@ -0,0 +1,44 @@ +/* SPDX-License-Identifier: (GPL-2.0-only OR MIT) */ +/* + * Copyright 2025 NXP + */ + +#ifndef __IMX952_POWER_H__ +#define __IMX952_POWER_H__ + +#define IMX952_PD_ANA 0 +#define IMX952_PD_AON 1 +#define IMX952_PD_BBSM 2 +#define IMX952_PD_CAMERA 3 +#define IMX952_PD_CCMSRCGPC 4 +#define IMX952_PD_A55C0 5 +#define IMX952_PD_A55C1 6 +#define IMX952_PD_A55C2 7 +#define IMX952_PD_A55C3 8 +#define IMX952_PD_A55P 9 +#define IMX952_PD_DDR 10 +#define IMX952_PD_DISPLAY 11 +#define IMX952_PD_GPU 12 +#define IMX952_PD_HSIO_TOP 13 +#define IMX952_PD_HSIO_WAON 14 +#define IMX952_PD_M7 15 +#define IMX952_PD_NETC 16 +#define IMX952_PD_NOC 17 +#define IMX952_PD_NPU 18 +#define IMX952_PD_VPU 19 +#define IMX952_PD_WAKEUP 20 + +#define IMX952_PERF_M33 0 +#define IMX952_PERF_WAKEUP 1 +#define IMX952_PERF_M7 2 +#define IMX952_PERF_DRAM 3 +#define IMX952_PERF_HSIO 4 +#define IMX952_PERF_NPU 5 +#define IMX952_PERF_NOC 6 +#define IMX952_PERF_A55 7 +#define IMX952_PERF_GPU 8 +#define IMX952_PERF_VPU 9 +#define IMX952_PERF_CAM 10 +#define IMX952_PERF_DISP 11 + +#endif diff --git a/arch/arm64/boot/dts/freescale/imx952.dtsi b/arch/arm64/boot/dt= s/freescale/imx952.dtsi new file mode 100644 index 0000000000000000000000000000000000000000..33bde271d394d19407562f2a427= a8a84b85bd679 --- /dev/null +++ b/arch/arm64/boot/dts/freescale/imx952.dtsi @@ -0,0 +1,1248 @@ +// SPDX-License-Identifier: (GPL-2.0-only OR MIT) +/* + * Copyright 2025 NXP + */ + +#include +#include +#include + +#include "imx952-clock.h" +#include "imx952-pinfunc.h" +#include "imx952-power.h" + +/ { + interrupt-parent =3D <&gic>; + #address-cells =3D <2>; + #size-cells =3D <2>; + + clk_ext1: clock-ext1 { + compatible =3D "fixed-clock"; + #clock-cells =3D <0>; + clock-frequency =3D <133000000>; + clock-output-names =3D "clk_ext1"; + }; + + clk_dummy: clock-dummy { + compatible =3D "fixed-clock"; + #clock-cells =3D <0>; + clock-frequency =3D <0>; + clock-output-names =3D "dummy"; + }; + + clk_ldb_pll_pixel: clock-ldb-pll-div7 { + compatible =3D "fixed-factor-clock"; + clocks =3D <&scmi_clk IMX952_CLK_LDBPLL>; + #clock-cells =3D <0>; + clock-div =3D <7>; + clock-mult =3D <1>; + clock-output-names =3D "ldb_pll_div7"; + }; + + clk_osc_24m: clock-osc-24m { + compatible =3D "fixed-clock"; + #clock-cells =3D <0>; + clock-frequency =3D <24000000>; + clock-output-names =3D "osc_24m"; + }; + + cpus { + #address-cells =3D <1>; + #size-cells =3D <0>; + + A55_0: cpu@0 { + device_type =3D "cpu"; + compatible =3D "arm,cortex-a55"; + reg =3D <0x0>; + enable-method =3D "psci"; + #cooling-cells =3D <2>; + power-domains =3D <&scmi_perf IMX952_PERF_A55>; + power-domain-names =3D "perf"; + i-cache-size =3D <32768>; + i-cache-line-size =3D <64>; + i-cache-sets =3D <128>; + d-cache-size =3D <32768>; + d-cache-line-size =3D <64>; + d-cache-sets =3D <128>; + next-level-cache =3D <&l2_cache_l0>; + }; + + A55_1: cpu@100 { + device_type =3D "cpu"; + compatible =3D "arm,cortex-a55"; + reg =3D <0x100>; + enable-method =3D "psci"; + #cooling-cells =3D <2>; + power-domains =3D <&scmi_perf IMX952_PERF_A55>; + power-domain-names =3D "perf"; + i-cache-size =3D <32768>; + i-cache-line-size =3D <64>; + i-cache-sets =3D <128>; + d-cache-size =3D <32768>; + d-cache-line-size =3D <64>; + d-cache-sets =3D <128>; + next-level-cache =3D <&l2_cache_l1>; + }; + + A55_2: cpu@200 { + device_type =3D "cpu"; + compatible =3D "arm,cortex-a55"; + reg =3D <0x200>; + enable-method =3D "psci"; + #cooling-cells =3D <2>; + power-domains =3D <&scmi_perf IMX952_PERF_A55>; + power-domain-names =3D "perf"; + i-cache-size =3D <32768>; + i-cache-line-size =3D <64>; + i-cache-sets =3D <128>; + d-cache-size =3D <32768>; + d-cache-line-size =3D <64>; + d-cache-sets =3D <128>; + next-level-cache =3D <&l2_cache_l2>; + }; + + A55_3: cpu@300 { + device_type =3D "cpu"; + compatible =3D "arm,cortex-a55"; + reg =3D <0x300>; + enable-method =3D "psci"; + #cooling-cells =3D <2>; + power-domains =3D <&scmi_perf IMX952_PERF_A55>; + power-domain-names =3D "perf"; + i-cache-size =3D <32768>; + i-cache-line-size =3D <64>; + i-cache-sets =3D <128>; + d-cache-size =3D <32768>; + d-cache-line-size =3D <64>; + d-cache-sets =3D <128>; + next-level-cache =3D <&l2_cache_l3>; + }; + + l2_cache_l0: l2-cache-l0 { + compatible =3D "cache"; + cache-size =3D <65536>; + cache-line-size =3D <64>; + cache-sets =3D <256>; + cache-level =3D <2>; + cache-unified; + next-level-cache =3D <&l3_cache>; + }; + + l2_cache_l1: l2-cache-l1 { + compatible =3D "cache"; + cache-size =3D <65536>; + cache-line-size =3D <64>; + cache-sets =3D <256>; + cache-level =3D <2>; + cache-unified; + next-level-cache =3D <&l3_cache>; + }; + + l2_cache_l2: l2-cache-l2 { + compatible =3D "cache"; + cache-size =3D <65536>; + cache-line-size =3D <64>; + cache-sets =3D <256>; + cache-level =3D <2>; + cache-unified; + next-level-cache =3D <&l3_cache>; + }; + + l2_cache_l3: l2-cache-l3 { + compatible =3D "cache"; + cache-size =3D <65536>; + cache-line-size =3D <64>; + cache-sets =3D <256>; + cache-level =3D <2>; + cache-unified; + next-level-cache =3D <&l3_cache>; + }; + + l3_cache: l3-cache { + compatible =3D "cache"; + cache-size =3D <524288>; + cache-line-size =3D <64>; + cache-sets =3D <512>; + cache-level =3D <3>; + cache-unified; + }; + + cpu-map { + cluster0 { + core0 { + cpu =3D <&A55_0>; + }; + + core1 { + cpu =3D <&A55_1>; + }; + + core2 { + cpu =3D <&A55_2>; + }; + + core3 { + cpu =3D <&A55_3>; + }; + }; + }; + }; + + firmware { + scmi { + compatible =3D "arm,scmi"; + mboxes =3D <&mu2 5 0>, <&mu2 3 0>, <&mu2 3 1>, <&mu2 5 1>; + shmem =3D <&scmi_buf0>, <&scmi_buf1>; + #address-cells =3D <1>; + #size-cells =3D <0>; + arm,max-rx-timeout-ms =3D <5000>; + + scmi_devpd: protocol@11 { + reg =3D <0x11>; + #power-domain-cells =3D <1>; + }; + + scmi_sys_power: protocol@12 { + reg =3D <0x12>; + }; + + scmi_perf: protocol@13 { + reg =3D <0x13>; + #power-domain-cells =3D <1>; + }; + + scmi_clk: protocol@14 { + reg =3D <0x14>; + #clock-cells =3D <1>; + }; + + scmi_sensor: protocol@15 { + reg =3D <0x15>; + #thermal-sensor-cells =3D <1>; + }; + + scmi_iomuxc: protocol@19 { + reg =3D <0x19>; + }; + + scmi_lmm: protocol@80 { + reg =3D <0x80>; + }; + + scmi_bbm: protocol@81 { + reg =3D <0x81>; + }; + + scmi_cpu: protocol@82 { + reg =3D <0x82>; + }; + + scmi_misc: protocol@84 { + reg =3D <0x84>; + }; + }; + }; + + gic: interrupt-controller@48000000 { + compatible =3D "arm,gic-v3"; + reg =3D <0 0x48000000 0 0x10000>, + <0 0x48060000 0 0xc0000>; + interrupts =3D ; + interrupt-parent =3D <&gic>; + interrupt-controller; + #interrupt-cells =3D <3>; + dma-noncoherent; + #address-cells =3D <2>; + #size-cells =3D <2>; + ranges; + + its: msi-controller@48040000 { + compatible =3D "arm,gic-v3-its"; + reg =3D <0 0x48040000 0 0x20000>; + msi-controller; + #msi-cells =3D <1>; + dma-noncoherent; + }; + }; + + pmu { + compatible =3D "arm,cortex-a55-pmu"; + interrupts =3D ; + }; + + psci { + compatible =3D "arm,psci-1.0"; + method =3D "smc"; + }; + + timer { + compatible =3D "arm,armv8-timer"; + interrupts =3D , + , + , + ; + clock-frequency =3D <24000000>; + arm,no-tick-in-suspend; + interrupt-parent =3D <&gic>; + }; + + usbphynop1: usbphynop1 { + compatible =3D "usb-nop-xceiv"; + #phy-cells =3D <0>; + clocks =3D <&clk_dummy>; + clock-names =3D "main_clk"; + }; + + usbphynop2: usbphynop2 { + compatible =3D "usb-nop-xceiv"; + #phy-cells =3D <0>; + clocks =3D <&clk_dummy>; + clock-names =3D "main_clk"; + }; + + soc { + compatible =3D "simple-bus"; + #address-cells =3D <2>; + #size-cells =3D <2>; + ranges =3D <0x0 0x0 0x0 0x0 0x0 0x80000000>, + <0x0 0x28000000 0x0 0x28000000 0x0 0x10000000>; + + aips2: bus@42000000 { + compatible =3D "fsl,aips-bus", "simple-bus"; + reg =3D <0x0 0x42000000 0x0 0x800000>; + ranges =3D <0x42000000 0x0 0x42000000 0x8000000>, + <0x28000000 0x0 0x28000000 0x10000000>; + #address-cells =3D <1>; + #size-cells =3D <1>; + + mu7: mailbox@42050000 { + compatible =3D "fsl,imx95-mu"; + reg =3D <0x42050000 0x10000>; + interrupts =3D ; + clocks =3D <&scmi_clk IMX952_CLK_BUSWAKEUP>; + #mbox-cells =3D <2>; + status =3D "disabled"; + }; + + wdog3: watchdog@420b0000 { + compatible =3D "fsl,imx93-wdt"; + reg =3D <0x420b0000 0x10000>; + interrupts =3D ; + clocks =3D <&scmi_clk IMX952_CLK_BUSWAKEUP>; + timeout-sec =3D <40>; + status =3D "disabled"; + }; + + tpm3: pwm@42100000 { + compatible =3D "fsl,imx7ulp-pwm"; + reg =3D <0x42100000 0x1000>; + clocks =3D <&scmi_clk IMX952_CLK_BUSWAKEUP>; + #pwm-cells =3D <3>; + status =3D "disabled"; + }; + + tpm4: pwm@42110000 { + compatible =3D "fsl,imx7ulp-pwm"; + reg =3D <0x42110000 0x1000>; + clocks =3D <&scmi_clk IMX952_CLK_TPM4>; + #pwm-cells =3D <3>; + status =3D "disabled"; + }; + + tpm5: pwm@42120000 { + compatible =3D "fsl,imx7ulp-pwm"; + reg =3D <0x42120000 0x1000>; + clocks =3D <&scmi_clk IMX952_CLK_TPM5>; + #pwm-cells =3D <3>; + status =3D "disabled"; + }; + + tpm6: pwm@42130000 { + compatible =3D "fsl,imx7ulp-pwm"; + reg =3D <0x42130000 0x1000>; + clocks =3D <&scmi_clk IMX952_CLK_TPM6>; + #pwm-cells =3D <3>; + status =3D "disabled"; + }; + + i3c2: i3c@42140000 { + compatible =3D "silvaco,i3c-master-v1"; + reg =3D <0x42140000 0x10000>; + interrupts =3D ; + #address-cells =3D <3>; + #size-cells =3D <0>; + clocks =3D <&scmi_clk IMX952_CLK_BUSWAKEUP>, + <&scmi_clk IMX952_CLK_I3C2SLOW>, + <&clk_dummy>; + clock-names =3D "pclk", "fast_clk", "slow_clk"; + status =3D "disabled"; + }; + + lpi2c3: i2c@42150000 { + compatible =3D "fsl,imx95-lpi2c", "fsl,imx7ulp-lpi2c"; + reg =3D <0x42150000 0x10000>; + interrupts =3D ; + clocks =3D <&scmi_clk IMX952_CLK_LPI2C3>, + <&scmi_clk IMX952_CLK_BUSWAKEUP>; + clock-names =3D "per", "ipg"; + #address-cells =3D <1>; + #size-cells =3D <0>; + dmas =3D <&edma2 8 0 0>, <&edma2 9 0 FSL_EDMA_RX>; + dma-names =3D "tx", "rx"; + status =3D "disabled"; + }; + + lpi2c4: i2c@42160000 { + compatible =3D "fsl,imx95-lpi2c", "fsl,imx7ulp-lpi2c"; + reg =3D <0x42160000 0x10000>; + interrupts =3D ; + clocks =3D <&scmi_clk IMX952_CLK_LPI2C4>, + <&scmi_clk IMX952_CLK_BUSWAKEUP>; + clock-names =3D "per", "ipg"; + #address-cells =3D <1>; + #size-cells =3D <0>; + dmas =3D <&edma2 10 0 0>, <&edma2 11 0 FSL_EDMA_RX>; + dma-names =3D "tx", "rx"; + status =3D "disabled"; + }; + + lpspi3: spi@42170000 { + #address-cells =3D <1>; + #size-cells =3D <0>; + compatible =3D "fsl,imx95-spi", "fsl,imx7ulp-spi"; + reg =3D <0x42170000 0x10000>; + interrupts =3D ; + clocks =3D <&scmi_clk IMX952_CLK_LPSPI3>, + <&scmi_clk IMX952_CLK_BUSWAKEUP>; + clock-names =3D "per", "ipg"; + dmas =3D <&edma2 12 0 0>, <&edma2 13 0 FSL_EDMA_RX>; + dma-names =3D "tx", "rx"; + status =3D "disabled"; + }; + + lpspi4: spi@42180000 { + #address-cells =3D <1>; + #size-cells =3D <0>; + compatible =3D "fsl,imx95-spi", "fsl,imx7ulp-spi"; + reg =3D <0x42180000 0x10000>; + interrupts =3D ; + clocks =3D <&scmi_clk IMX952_CLK_LPSPI4>, + <&scmi_clk IMX952_CLK_BUSWAKEUP>; + clock-names =3D "per", "ipg"; + dmas =3D <&edma2 14 0 0>, <&edma2 15 0 FSL_EDMA_RX>; + dma-names =3D "tx", "rx"; + status =3D "disabled"; + }; + + lpuart3: serial@42190000 { + compatible =3D "fsl,imx95-lpuart", "fsl,imx8ulp-lpuart", + "fsl,imx7ulp-lpuart"; + reg =3D <0x42190000 0x1000>; + interrupts =3D ; + clocks =3D <&scmi_clk IMX952_CLK_LPUART3>; + clock-names =3D "ipg"; + dmas =3D <&edma2 18 0 FSL_EDMA_RX>, <&edma2 17 0 0>; + dma-names =3D "rx", "tx"; + status =3D "disabled"; + }; + + lpuart4: serial@421a0000 { + compatible =3D "fsl,imx95-lpuart", "fsl,imx8ulp-lpuart", + "fsl,imx7ulp-lpuart"; + reg =3D <0x421a0000 0x1000>; + interrupts =3D ; + clocks =3D <&scmi_clk IMX952_CLK_LPUART4>; + clock-names =3D "ipg"; + dmas =3D <&edma2 20 0 FSL_EDMA_RX>, <&edma2 19 0 0>; + dma-names =3D "rx", "tx"; + status =3D "disabled"; + }; + + lpuart5: serial@421b0000 { + compatible =3D "fsl,imx95-lpuart", "fsl,imx8ulp-lpuart", + "fsl,imx7ulp-lpuart"; + reg =3D <0x421b0000 0x1000>; + interrupts =3D ; + clocks =3D <&scmi_clk IMX952_CLK_LPUART5>; + clock-names =3D "ipg"; + dmas =3D <&edma2 22 0 FSL_EDMA_RX>, <&edma2 21 0 0>; + dma-names =3D "rx", "tx"; + status =3D "disabled"; + }; + + lpuart6: serial@421c0000 { + compatible =3D "fsl,imx95-lpuart", "fsl,imx8ulp-lpuart", + "fsl,imx7ulp-lpuart"; + reg =3D <0x421c0000 0x1000>; + interrupts =3D ; + clocks =3D <&scmi_clk IMX952_CLK_LPUART6>; + clock-names =3D "ipg"; + dmas =3D <&edma2 24 0 FSL_EDMA_RX>, <&edma2 23 0 0>; + dma-names =3D "rx", "tx"; + status =3D "disabled"; + }; + + flexcan2: can@421d0000 { + compatible =3D "fsl,imx95-flexcan"; + reg =3D <0x421d0000 0x10000>; + interrupts =3D ; + clocks =3D <&scmi_clk IMX952_CLK_BUSWAKEUP>, + <&scmi_clk IMX952_CLK_CAN2>; + clock-names =3D "ipg", "per"; + assigned-clocks =3D <&scmi_clk IMX952_CLK_CAN2>; + assigned-clock-parents =3D <&scmi_clk IMX952_CLK_SYSPLL1_PFD1_DIV2>; + assigned-clock-rates =3D <40000000>; + fsl,clk-source =3D /bits/ 8 <0>; + status =3D "disabled"; + }; + + flexcan3: can@42220000 { + compatible =3D "fsl,imx95-flexcan"; + reg =3D <0x42220000 0x10000>; + interrupts =3D ; + clocks =3D <&scmi_clk IMX952_CLK_BUSWAKEUP>, + <&scmi_clk IMX952_CLK_CAN3>; + clock-names =3D "ipg", "per"; + assigned-clocks =3D <&scmi_clk IMX952_CLK_CAN3>; + assigned-clock-parents =3D <&scmi_clk IMX952_CLK_SYSPLL1_PFD1_DIV2>; + assigned-clock-rates =3D <40000000>; + fsl,clk-source =3D /bits/ 8 <0>; + status =3D "disabled"; + }; + + lpuart7: serial@422b0000 { + compatible =3D "fsl,imx95-lpuart", "fsl,imx8ulp-lpuart", + "fsl,imx7ulp-lpuart"; + reg =3D <0x422b0000 0x1000>; + interrupts =3D ; + clocks =3D <&scmi_clk IMX952_CLK_LPUART7>; + clock-names =3D "ipg"; + dmas =3D <&edma2 88 0 FSL_EDMA_RX>, <&edma2 87 0 0>; + dma-names =3D "rx", "tx"; + status =3D "disabled"; + }; + + lpuart8: serial@422c0000 { + compatible =3D "fsl,imx95-lpuart", "fsl,imx8ulp-lpuart", + "fsl,imx7ulp-lpuart"; + reg =3D <0x422c0000 0x1000>; + interrupts =3D ; + clocks =3D <&scmi_clk IMX952_CLK_LPUART8>; + clock-names =3D "ipg"; + dmas =3D <&edma2 90 0 FSL_EDMA_RX>, <&edma2 89 0 0>; + dma-names =3D "rx", "tx"; + status =3D "disabled"; + }; + + lpi2c5: i2c@422d0000 { + compatible =3D "fsl,imx95-lpi2c", "fsl,imx7ulp-lpi2c"; + reg =3D <0x422d0000 0x10000>; + interrupts =3D ; + clocks =3D <&scmi_clk IMX952_CLK_LPI2C5>, + <&scmi_clk IMX952_CLK_BUSWAKEUP>; + clock-names =3D "per", "ipg"; + #address-cells =3D <1>; + #size-cells =3D <0>; + dmas =3D <&edma2 71 0 0>, <&edma2 72 0 FSL_EDMA_RX>; + dma-names =3D "tx", "rx"; + status =3D "disabled"; + }; + + lpi2c6: i2c@422e0000 { + compatible =3D "fsl,imx95-lpi2c", "fsl,imx7ulp-lpi2c"; + reg =3D <0x422e0000 0x10000>; + interrupts =3D ; + clocks =3D <&scmi_clk IMX952_CLK_LPI2C6>, + <&scmi_clk IMX952_CLK_BUSWAKEUP>; + clock-names =3D "per", "ipg"; + #address-cells =3D <1>; + #size-cells =3D <0>; + dmas =3D <&edma2 73 0 0>, <&edma2 74 0 FSL_EDMA_RX>; + dma-names =3D "tx", "rx"; + status =3D "disabled"; + }; + + lpi2c7: i2c@422f0000 { + compatible =3D "fsl,imx95-lpi2c", "fsl,imx7ulp-lpi2c"; + reg =3D <0x422f0000 0x10000>; + interrupts =3D ; + clocks =3D <&scmi_clk IMX952_CLK_LPI2C7>, + <&scmi_clk IMX952_CLK_BUSWAKEUP>; + clock-names =3D "per", "ipg"; + #address-cells =3D <1>; + #size-cells =3D <0>; + dmas =3D <&edma2 75 0 0>, <&edma2 76 0 FSL_EDMA_RX>; + dma-names =3D "tx", "rx"; + status =3D "disabled"; + }; + + lpi2c8: i2c@42300000 { + compatible =3D "fsl,imx95-lpi2c", "fsl,imx7ulp-lpi2c"; + reg =3D <0x42300000 0x10000>; + interrupts =3D ; + clocks =3D <&scmi_clk IMX952_CLK_LPI2C8>, + <&scmi_clk IMX952_CLK_BUSWAKEUP>; + clock-names =3D "per", "ipg"; + #address-cells =3D <1>; + #size-cells =3D <0>; + dmas =3D <&edma2 77 0 0>, <&edma2 78 0 FSL_EDMA_RX>; + dma-names =3D "tx", "rx"; + status =3D "disabled"; + }; + + lpspi5: spi@42310000 { + compatible =3D "fsl,imx95-spi", "fsl,imx7ulp-spi"; + reg =3D <0x42310000 0x10000>; + interrupts =3D ; + #address-cells =3D <1>; + #size-cells =3D <0>; + clocks =3D <&scmi_clk IMX952_CLK_LPSPI5>, + <&scmi_clk IMX952_CLK_BUSWAKEUP>; + clock-names =3D "per", "ipg"; + dmas =3D <&edma2 79 0 0>, <&edma2 80 0 FSL_EDMA_RX>; + dma-names =3D "tx", "rx"; + status =3D "disabled"; + }; + + lpspi6: spi@42320000 { + compatible =3D "fsl,imx95-spi", "fsl,imx7ulp-spi"; + reg =3D <0x42320000 0x10000>; + interrupts =3D ; + #address-cells =3D <1>; + #size-cells =3D <0>; + clocks =3D <&scmi_clk IMX952_CLK_LPSPI6>, + <&scmi_clk IMX952_CLK_BUSWAKEUP>; + clock-names =3D "per", "ipg"; + dmas =3D <&edma2 81 0 0>, <&edma2 82 0 FSL_EDMA_RX>; + dma-names =3D "tx", "rx"; + status =3D "disabled"; + }; + + lpspi7: spi@42330000 { + compatible =3D "fsl,imx95-spi", "fsl,imx7ulp-spi"; + reg =3D <0x42330000 0x10000>; + interrupts =3D ; + #address-cells =3D <1>; + #size-cells =3D <0>; + clocks =3D <&scmi_clk IMX952_CLK_LPSPI7>, + <&scmi_clk IMX952_CLK_BUSWAKEUP>; + clock-names =3D "per", "ipg"; + dmas =3D <&edma2 83 0 0>, <&edma2 84 0 FSL_EDMA_RX>; + dma-names =3D "tx", "rx"; + status =3D "disabled"; + }; + + lpspi8: spi@42340000 { + compatible =3D "fsl,imx95-spi", "fsl,imx7ulp-spi"; + reg =3D <0x42340000 0x10000>; + interrupts =3D ; + #address-cells =3D <1>; + #size-cells =3D <0>; + clocks =3D <&scmi_clk IMX952_CLK_LPSPI8>, + <&scmi_clk IMX952_CLK_BUSWAKEUP>; + clock-names =3D "per", "ipg"; + dmas =3D <&edma2 85 0 0>, <&edma2 86 0 FSL_EDMA_RX>; + dma-names =3D "tx", "rx"; + status =3D "disabled"; + }; + + mu8: mailbox@42350000 { + compatible =3D "fsl,imx95-mu"; + reg =3D <0x42350000 0x10000>; + interrupts =3D ; + clocks =3D <&scmi_clk IMX952_CLK_BUSWAKEUP>; + #mbox-cells =3D <2>; + status =3D "disabled"; + }; + }; + + aips3: bus@42800000 { + compatible =3D "fsl,aips-bus", "simple-bus"; + reg =3D <0 0x42800000 0 0x800000>; + #address-cells =3D <1>; + #size-cells =3D <1>; + ranges =3D <0x42800000 0x0 0x42800000 0x800000>; + + edma2: dma-controller@42800000 { + compatible =3D "fsl,imx95-edma5"; + reg =3D <0x42800000 0x210000>; + clocks =3D <&scmi_clk IMX952_CLK_BUSWAKEUP>; + clock-names =3D "dma"; + #dma-cells =3D <3>; + dma-channels =3D <64>; + interrupts =3D , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + ; //error irq + }; + + usdhc1: mmc@42c20000 { + compatible =3D "fsl,imx95-usdhc", "fsl,imx8mm-usdhc"; + reg =3D <0x42c20000 0x10000>; + interrupts =3D ; + clocks =3D <&scmi_clk IMX952_CLK_BUSWAKEUP>, + <&scmi_clk IMX952_CLK_WAKEUPAXI>, + <&scmi_clk IMX952_CLK_USDHC1>; + clock-names =3D "ipg", "ahb", "per"; + assigned-clocks =3D <&scmi_clk IMX952_CLK_USDHC1>; + assigned-clock-parents =3D <&scmi_clk IMX952_CLK_SYSPLL1_PFD1>; + assigned-clock-rates =3D <400000000>; + bus-width =3D <8>; + fsl,tuning-start-tap =3D <1>; + fsl,tuning-step=3D <2>; + status =3D "disabled"; + }; + + usdhc2: mmc@42c30000 { + compatible =3D "fsl,imx95-usdhc", "fsl,imx8mm-usdhc"; + reg =3D <0x42c30000 0x10000>; + interrupts =3D ; + clocks =3D <&scmi_clk IMX952_CLK_BUSWAKEUP>, + <&scmi_clk IMX952_CLK_WAKEUPAXI>, + <&scmi_clk IMX952_CLK_USDHC2>; + clock-names =3D "ipg", "ahb", "per"; + assigned-clocks =3D <&scmi_clk IMX952_CLK_USDHC2>; + assigned-clock-parents =3D <&scmi_clk IMX952_CLK_SYSPLL1_PFD1>; + assigned-clock-rates =3D <200000000>; + bus-width =3D <4>; + fsl,tuning-start-tap =3D <1>; + fsl,tuning-step=3D <2>; + status =3D "disabled"; + }; + + usdhc3: mmc@42c40000 { + compatible =3D "fsl,imx95-usdhc", "fsl,imx8mm-usdhc"; + reg =3D <0x42c40000 0x10000>; + interrupts =3D ; + clocks =3D <&scmi_clk IMX952_CLK_BUSWAKEUP>, + <&scmi_clk IMX952_CLK_WAKEUPAXI>, + <&scmi_clk IMX952_CLK_USDHC3>; + clock-names =3D "ipg", "ahb", "per"; + bus-width =3D <4>; + fsl,tuning-start-tap =3D <1>; + fsl,tuning-step =3D <2>; + status =3D "disabled"; + }; + }; + + gpio2: gpio@43810000 { + compatible =3D "fsl,imx95-gpio", "fsl,imx8ulp-gpio"; + reg =3D <0x0 0x43810000 0x0 0x1000>; + gpio-controller; + #gpio-cells =3D <2>; + interrupts =3D , + ; + interrupt-controller; + #interrupt-cells =3D <2>; + clocks =3D <&scmi_clk IMX952_CLK_BUSWAKEUP>, + <&scmi_clk IMX952_CLK_BUSWAKEUP>; + clock-names =3D "gpio", "port"; + gpio-ranges =3D <&scmi_iomuxc 0 4 32>; + ngpios =3D <32>; + }; + + gpio3: gpio@43820000 { + compatible =3D "fsl,imx95-gpio", "fsl,imx8ulp-gpio"; + reg =3D <0x0 0x43820000 0x0 0x1000>; + gpio-controller; + #gpio-cells =3D <2>; + interrupts =3D , + ; + interrupt-controller; + #interrupt-cells =3D <2>; + clocks =3D <&scmi_clk IMX952_CLK_BUSWAKEUP>, + <&scmi_clk IMX952_CLK_BUSWAKEUP>; + clock-names =3D "gpio", "port"; + gpio-ranges =3D <&scmi_iomuxc 0 115 8>, <&scmi_iomuxc 8 85 18>, + <&scmi_iomuxc 26 53 2>, <&scmi_iomuxc 28 0 4>; + ngpios =3D <32>; + }; + + gpio4: gpio@43840000 { + compatible =3D "fsl,imx95-gpio", "fsl,imx8ulp-gpio"; + reg =3D <0x0 0x43840000 0x0 0x1000>; + gpio-controller; + #gpio-cells =3D <2>; + interrupts =3D , + ; + interrupt-controller; + #interrupt-cells =3D <2>; + clocks =3D <&scmi_clk IMX952_CLK_BUSWAKEUP>, + <&scmi_clk IMX952_CLK_BUSWAKEUP>; + clock-names =3D "gpio", "port"; + gpio-ranges =3D <&scmi_iomuxc 0 57 28>, <&scmi_iomuxc 28 55 2>; + ngpios =3D <30>; + }; + + gpio5: gpio@43850000 { + compatible =3D "fsl,imx95-gpio", "fsl,imx8ulp-gpio"; + reg =3D <0x0 0x43850000 0x0 0x1000>; + gpio-controller; + #gpio-cells =3D <2>; + interrupts =3D , + ; + interrupt-controller; + #interrupt-cells =3D <2>; + clocks =3D <&scmi_clk IMX952_CLK_BUSWAKEUP>, + <&scmi_clk IMX952_CLK_BUSWAKEUP>; + clock-names =3D "gpio", "port"; + gpio-ranges =3D <&scmi_iomuxc 0 103 12>, <&scmi_iomuxc 12 36 6>; + ngpios =3D <18>; + }; + + aips1: bus@44000000 { + compatible =3D "fsl,aips-bus", "simple-bus"; + reg =3D <0x0 0x44000000 0x0 0x800000>; + ranges =3D <0x44000000 0x0 0x44000000 0x800000>; + #address-cells =3D <1>; + #size-cells =3D <1>; + + edma1: dma-controller@44000000 { + compatible =3D "fsl,imx93-edma3"; + reg =3D <0x44000000 0x210000>; + clocks =3D <&scmi_clk IMX952_CLK_BUSAON>; + clock-names =3D "dma"; + #dma-cells =3D <3>; + dma-channels =3D <32>; + interrupts =3D , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + ; //error irq + }; + + mu1: mailbox@44220000 { + compatible =3D "fsl,imx95-mu"; + reg =3D <0x44220000 0x10000>; + interrupts =3D ; + clocks =3D <&scmi_clk IMX952_CLK_BUSAON>; + #mbox-cells =3D <2>; + status =3D "disabled"; + }; + + system_counter: timer@44290000 { + compatible =3D "nxp,imx95-sysctr-timer"; + reg =3D <0x44290000 0x30000>; + interrupts =3D ; + clocks =3D <&clk_osc_24m>; + clock-names =3D "per"; + nxp,no-divider; + }; + + i3c1: i3c@44330000 { + compatible =3D "silvaco,i3c-master-v1"; + reg =3D <0x44330000 0x10000>; + interrupts =3D ; + #address-cells =3D <3>; + #size-cells =3D <0>; + clocks =3D <&scmi_clk IMX952_CLK_BUSAON>, + <&scmi_clk IMX952_CLK_I3C1SLOW>, + <&clk_dummy>; + clock-names =3D "pclk", "fast_clk", "slow_clk"; + status =3D "disabled"; + }; + + lpi2c1: i2c@44340000 { + compatible =3D "fsl,imx95-lpi2c", "fsl,imx7ulp-lpi2c"; + reg =3D <0x44340000 0x10000>; + interrupts =3D ; + clocks =3D <&scmi_clk IMX952_CLK_LPI2C1>, + <&scmi_clk IMX952_CLK_BUSAON>; + clock-names =3D "per", "ipg"; + #address-cells =3D <1>; + #size-cells =3D <0>; + dmas =3D <&edma1 12 0 0>, <&edma1 13 0 FSL_EDMA_RX> ; + dma-names =3D "tx", "rx"; + status =3D "disabled"; + }; + + lpi2c2: i2c@44350000 { + compatible =3D "fsl,imx95-lpi2c", "fsl,imx7ulp-lpi2c"; + reg =3D <0x44350000 0x10000>; + interrupts =3D ; + clocks =3D <&scmi_clk IMX952_CLK_LPI2C2>, + <&scmi_clk IMX952_CLK_BUSAON>; + clock-names =3D "per", "ipg"; + #address-cells =3D <1>; + #size-cells =3D <0>; + dmas =3D <&edma1 14 0 0>, <&edma1 15 0 FSL_EDMA_RX> ; + dma-names =3D "tx", "rx"; + status =3D "disabled"; + }; + + lpspi1: spi@44360000 { + compatible =3D "fsl,imx95-spi", "fsl,imx7ulp-spi"; + reg =3D <0x44360000 0x10000>; + interrupts =3D ; + clocks =3D <&scmi_clk IMX952_CLK_LPSPI1>, + <&scmi_clk IMX952_CLK_BUSAON>; + clock-names =3D "per", "ipg"; + #address-cells =3D <1>; + #size-cells =3D <0>; + dmas =3D <&edma1 16 0 FSL_EDMA_RX>, <&edma1 17 0 0> ; + dma-names =3D "tx", "rx"; + status =3D "disabled"; + }; + + lpspi2: spi@44370000 { + compatible =3D "fsl,imx95-spi", "fsl,imx7ulp-spi"; + reg =3D <0x44370000 0x10000>; + interrupts =3D ; + clocks =3D <&scmi_clk IMX952_CLK_LPSPI2>, + <&scmi_clk IMX952_CLK_BUSAON>; + clock-names =3D "per", "ipg"; + #address-cells =3D <1>; + #size-cells =3D <0>; + dmas =3D <&edma1 18 0 FSL_EDMA_RX>, <&edma1 19 0 0> ; + dma-names =3D "tx", "rx"; + status =3D "disabled"; + }; + + lpuart1: serial@44380000 { + compatible =3D "fsl,imx95-lpuart", "fsl,imx8ulp-lpuart", + "fsl,imx7ulp-lpuart"; + reg =3D <0x44380000 0x1000>; + interrupts =3D ; + clocks =3D <&scmi_clk IMX952_CLK_LPUART1>; + clock-names =3D "ipg"; + dmas =3D <&edma1 21 0 FSL_EDMA_RX>, <&edma1 20 0 0>; + dma-names =3D "rx", "tx"; + status =3D "disabled"; + }; + + lpuart2: serial@44390000 { + compatible =3D "fsl,imx95-lpuart", "fsl,imx8ulp-lpuart", + "fsl,imx7ulp-lpuart"; + reg =3D <0x44390000 0x1000>; + interrupts =3D ; + clocks =3D <&scmi_clk IMX952_CLK_LPUART2>; + clock-names =3D "ipg"; + dmas =3D <&edma1 23 0 FSL_EDMA_RX>, <&edma1 22 0 0>; + dma-names =3D "rx", "tx"; + status =3D "disabled"; + }; + + flexcan1: can@443a0000 { + compatible =3D "fsl,imx95-flexcan"; + reg =3D <0x443a0000 0x10000>; + interrupts =3D ; + clocks =3D <&scmi_clk IMX952_CLK_BUSAON>, + <&scmi_clk IMX952_CLK_CAN1>; + clock-names =3D "ipg", "per"; + assigned-clocks =3D <&scmi_clk IMX952_CLK_CAN1>; + assigned-clock-parents =3D <&scmi_clk IMX952_CLK_SYSPLL1_PFD1_DIV2>; + assigned-clock-rates =3D <40000000>; + fsl,clk-source =3D /bits/ 8 <0>; + status =3D "disabled"; + }; + + adc1: adc@44530000 { + compatible =3D "nxp,imx93-adc"; + reg =3D <0x44530000 0x10000>; + interrupts =3D , + , + ; + clocks =3D <&scmi_clk IMX952_CLK_ADC>; + clock-names =3D "ipg"; + #io-channel-cells =3D <1>; + status =3D "disabled"; + }; + + mu2: mailbox@445b0000 { + compatible =3D "fsl,imx95-mu"; + reg =3D <0x445b0000 0x1000>; + ranges; + interrupts =3D ; + #address-cells =3D <1>; + #size-cells =3D <1>; + #mbox-cells =3D <2>; + + sram0: sram@445b1000 { + compatible =3D "mmio-sram"; + reg =3D <0x445b1000 0x400>; + ranges =3D <0x0 0x445b1000 0x400>; + #address-cells =3D <1>; + #size-cells =3D <1>; + + scmi_buf0: scmi-sram-section@0 { + compatible =3D "arm,scmi-shmem"; + reg =3D <0x0 0x80>; + }; + + scmi_buf1: scmi-sram-section@80 { + compatible =3D "arm,scmi-shmem"; + reg =3D <0x80 0x80>; + }; + }; + + }; + + mu3: mailbox@445d0000 { + compatible =3D "fsl,imx95-mu"; + reg =3D <0x445d0000 0x10000>; + interrupts =3D ; + clocks =3D <&scmi_clk IMX952_CLK_BUSAON>; + #mbox-cells =3D <2>; + status =3D "disabled"; + }; + + mu4: mailbox@445f0000 { + compatible =3D "fsl,imx95-mu"; + reg =3D <0x445f0000 0x10000>; + interrupts =3D ; + clocks =3D <&scmi_clk IMX952_CLK_BUSAON>; + #mbox-cells =3D <2>; + status =3D "disabled"; + }; + + mu5: mailbox@44610000 { + compatible =3D "fsl,imx95-mu"; + reg =3D <0x44610000 0x10000>; + interrupts =3D ; + clocks =3D <&scmi_clk IMX952_CLK_BUSAON>; + #mbox-cells =3D <2>; + status =3D "disabled"; + }; + + mu6: mailbox@44630000 { + compatible =3D "fsl,imx95-mu"; + reg =3D <0x44630000 0x10000>; + interrupts =3D ; + clocks =3D <&scmi_clk IMX952_CLK_BUSAON>; + #mbox-cells =3D <2>; + status =3D "disabled"; + }; + }; + + v2x_mu0: mailbox@47300000 { + compatible =3D "fsl,imx95-mu-v2x"; + reg =3D <0x0 0x47300000 0x0 0x10000>; + interrupts =3D ; + #mbox-cells =3D <2>; + }; + + v2x_mu2: mailbox@47320000 { + compatible =3D "fsl,imx95-mu-v2x"; + reg =3D <0x0 0x47320000 0x0 0x10000>; + interrupts =3D ; + #mbox-cells =3D <2>; + }; + + v2x_mu3: mailbox@47330000 { + compatible =3D "fsl,imx95-mu-v2x"; + reg =3D <0x0 0x47330000 0x0 0x10000>; + interrupts =3D ; + #mbox-cells =3D <2>; + }; + + v2x_mu4: mailbox@47340000 { + compatible =3D "fsl,imx95-mu-v2x"; + reg =3D <0x0 0x47340000 0x0 0x10000>; + interrupts =3D ; + #mbox-cells =3D <2>; + }; + + v2x_mu: mailbox@47350000 { + compatible =3D "fsl,imx95-mu-v2x"; + reg =3D <0x0 0x47350000 0x0 0x10000>; + interrupts =3D ; + #mbox-cells =3D <2>; + }; + + /* GPIO1 is under exclusive control of System Manager */ + gpio1: gpio@47400000 { + compatible =3D "fsl,imx95-gpio", "fsl,imx8ulp-gpio"; + reg =3D <0x0 0x47400000 0x0 0x1000>; + gpio-controller; + #gpio-cells =3D <2>; + interrupts =3D , + ; + interrupt-controller; + #interrupt-cells =3D <2>; + clocks =3D <&scmi_clk IMX952_CLK_M33>, + <&scmi_clk IMX952_CLK_M33>; + clock-names =3D "gpio", "port"; + gpio-ranges =3D <&scmi_iomuxc 0 123 16>; + ngpios =3D <16>; + status =3D "disabled"; + }; + + elemu0: mailbox@47520000 { + compatible =3D "fsl,imx95-mu-ele"; + reg =3D <0x0 0x47520000 0x0 0x10000>; + interrupts =3D ; + #mbox-cells =3D <2>; + status =3D "disabled"; + }; + + elemu1: mailbox@47530000 { + compatible =3D "fsl,imx95-mu-ele"; + reg =3D <0x0 0x47530000 0x0 0x10000>; + interrupts =3D ; + #mbox-cells =3D <2>; + status =3D "disabled"; + }; + + elemu2: mailbox@47540000 { + compatible =3D "fsl,imx95-mu-ele"; + reg =3D <0x0 0x47540000 0x0 0x10000>; + interrupts =3D ; + #mbox-cells =3D <2>; + status =3D "disabled"; + }; + + elemu3: mailbox@47550000 { + compatible =3D "fsl,imx95-mu-ele"; + reg =3D <0x0 0x47550000 0x0 0x10000>; + interrupts =3D ; + #mbox-cells =3D <2>; + }; + + elemu4: mailbox@47560000 { + compatible =3D "fsl,imx95-mu-ele"; + reg =3D <0x0 0x47560000 0x0 0x10000>; + interrupts =3D ; + #mbox-cells =3D <2>; + status =3D "disabled"; + }; + + elemu5: mailbox@47570000 { + compatible =3D "fsl,imx95-mu-ele"; + reg =3D <0x0 0x47570000 0x0 0x10000>; + interrupts =3D ; + #mbox-cells =3D <2>; + status =3D "disabled"; + }; + + usb1: usb@4c100000 { + compatible =3D "fsl,imx95-usb", "fsl,imx7d-usb", "fsl,imx27-usb"; + reg =3D <0x0 0x4c100000 0x0 0x200>; + interrupts =3D , + ; + clocks =3D <&scmi_clk IMX952_CLK_CGC_HSIOUSB>, + <&scmi_clk IMX952_CLK_OSC32K>; + clock-names =3D "usb_ctrl_root", "usb_wakeup"; + power-domains =3D <&scmi_devpd IMX952_PD_HSIO_TOP>; + phys =3D <&usbphynop1>; + fsl,usbmisc =3D <&usbmisc1 0>; + status =3D "disabled"; + }; + + usbmisc1: usbmisc@4c100200 { + compatible =3D "fsl,imx95-usbmisc", "fsl,imx7d-usbmisc", "fsl,imx6q-usb= misc"; + #index-cells =3D <1>; + reg =3D <0x0 0x4c100200 0x0 0x200>, + <0x0 0x4c010010 0x0 0x4>; + }; + + usb2: usb@4c200000 { + compatible =3D "fsl,imx95-usb", "fsl,imx7d-usb", "fsl,imx27-usb"; + reg =3D <0x0 0x4c200000 0x0 0x200>; + interrupts =3D , + ; + clocks =3D <&scmi_clk IMX952_CLK_CGC_HSIOUSB>, + <&scmi_clk IMX952_CLK_OSC32K>; + clock-names =3D "usb_ctrl_root", "usb_wakeup"; + power-domains =3D <&scmi_devpd IMX952_PD_HSIO_TOP>; + phys =3D <&usbphynop2>; + fsl,usbmisc =3D <&usbmisc2 0>; + status =3D "disabled"; + }; + + usbmisc2: usbmisc@4c200200 { + compatible =3D "fsl,imx95-usbmisc", "fsl,imx7d-usbmisc", "fsl,imx6q-usb= misc"; + #index-cells =3D <1>; + reg =3D <0x0 0x4c200200 0x0 0x200>, + <0x0 0x4c010014 0x0 0x4>; + }; + }; +}; --=20 2.37.1 From nobody Sun Feb 8 19:25:01 2026 Received: from DUZPR83CU001.outbound.protection.outlook.com (mail-northeuropeazon11012055.outbound.protection.outlook.com [52.101.66.55]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 6D54431E0F0; Mon, 22 Dec 2025 01:42:58 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=fail smtp.client-ip=52.101.66.55 ARC-Seal: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1766367780; cv=fail; b=oJpyZe98hWBxrsLEeEk97XsL27GuVKZ4heWGKPrqXpYx8oXLvUWKdB0+4Rv8cStEZbSawqu2hs/MXxdRVpHiR6lilOoQPEiVrVzpqlynMADQ7N9CV8PEWUgth9iesGqGc0V5xWn1kZDB4FqXGaZAoQGunXUIv80iisA16g8unwo= ARC-Message-Signature: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1766367780; c=relaxed/simple; bh=5Y/Zx7Ye+z3UkUAyRZORKhV+ohWPiv+x4WhIhTHbu5s=; h=From:Date:Subject:Content-Type:Message-Id:References:In-Reply-To: To:Cc:MIME-Version; b=aZUrduHoPDeLrqPH5+x9H6OcPvOjEUUhbB3eV3MdFTCBJAXmzI+aK4abJlKXubJ3V+uKRHweyaaRISMfU0HCFAUQsZjz9+0NgWHcWz/fpLEivFfLTCfRgNv+y6mhPmCXdDVwb5XhZ6+YP6gBH8q89sWhrTWcJKmn0DUPc9mEJyA= ARC-Authentication-Results: i=2; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=oss.nxp.com; spf=pass smtp.mailfrom=oss.nxp.com; dkim=pass (2048-bit key) header.d=NXP1.onmicrosoft.com header.i=@NXP1.onmicrosoft.com header.b=k35H5Dvd; arc=fail smtp.client-ip=52.101.66.55 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=oss.nxp.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.nxp.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=NXP1.onmicrosoft.com header.i=@NXP1.onmicrosoft.com header.b="k35H5Dvd" ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=RlSuV7Brzfg2hnStRsusjhr/gLvzzCrnJfYwSUJ9lrQvx9dAYvcm0iixz/YxHISZ2AZArhDInUcMd8jGXCFoYlMgo3uXfIPyL2L6ydcLyHDraTCDsnboK6RNdjMbjVH37oZAuBGrZTbxbyIzj84V43UweSbPRDDeoEHodtjMENif+sL5T6bMhRrkBNz1YkD5iJMnuO8szWzmy9ewEx+TkU8bwLFVQoCmbBsb0ovgmUo8Gvt8fAiaIc4Vppl/bZ5oq1/WO9s6KmvmioeUGrLd5xhMiWgWGzrhdKDUf6+hgRjPfEyKcS908hJpzvBqUaiLAlKGQmboo9USqb5fD3o80w== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=zP4smW54yMoZBCN6Ka+RNK7R5G89rUAzU1ac2NggJm4=; b=SSmDw543OT8Rq2FedMS8OLwe9z+cWLL82+LWfR45FcczerXSnzEFIb4+D7m4Hcrz7a2eAAUQ6vjSj6TS0hzYIxZnAQmcqGLgeC0YOewl2/AP3zieqJWvgWp0LMLBHZwmWkWMYbarLn78ymAH5t78L1g923T10fecMY8Mf+FfwiNXo1uHWCY/UmnSRmw8OEzTa21+ovPn99dkKPqs9r/KGIJfU4i1PEXVXX6l7UDb2dK1J3uuz1VfRWuo2Gxdn36FjzfNfyB5evJEf+FWx8kOpvqf2wiohry1//N3ATJlV2XXsGVgiW2n7h/H24MDmzItHF2+p83z73h+iT6QEo6YEg== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=oss.nxp.com; dmarc=pass action=none header.from=oss.nxp.com; dkim=pass header.d=oss.nxp.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=NXP1.onmicrosoft.com; s=selector1-NXP1-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=zP4smW54yMoZBCN6Ka+RNK7R5G89rUAzU1ac2NggJm4=; b=k35H5DvdXicQl6hRGJX0lczPI8gZ9YGyqCABRjrRWNxC6rClO2GQZHDhJ8D0jdOgYK3omiy0ZfaNa1QBZwXbuzqANk42rASUqRekqQyGCvjMBAsUaCbLBP6Qb2AKOpSsshEbmM2nolLHZ9E3CYP591sXIO44Qvs49uU2Y4/w2b9webHHI8WeIpLFLURngXxjXbQhKjX2BuCk7u6i1ke+Wz4Ks7BUzDJBIPAkvQot1aPYlvGJxxXeJTksaHP3dSXlCYDUXEEERU4x2UbiN3gtQLcVlQ6HeJAkB5AoVXdbJ1wfqTJgUutAbSM2Uj0e14RE6YLGLggcFjm4+sIL9pECKQ== Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=oss.nxp.com; Received: from PAXPR04MB8459.eurprd04.prod.outlook.com (2603:10a6:102:1da::15) by DU4PR04MB11457.eurprd04.prod.outlook.com (2603:10a6:10:5ed::7) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9434.11; Mon, 22 Dec 2025 01:42:53 +0000 Received: from PAXPR04MB8459.eurprd04.prod.outlook.com ([fe80::165a:30a2:5835:9630]) by PAXPR04MB8459.eurprd04.prod.outlook.com ([fe80::165a:30a2:5835:9630%4]) with mapi id 15.20.9434.009; Mon, 22 Dec 2025 01:42:53 +0000 From: "Peng Fan (OSS)" Date: Mon, 22 Dec 2025 09:42:16 +0800 Subject: [PATCH v2 3/3] arm64: dts: freescale: Add i.MX952 EVK basic device tree Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20251222-imx952-v1-v2-3-8793ec8bad6e@nxp.com> References: <20251222-imx952-v1-v2-0-8793ec8bad6e@nxp.com> In-Reply-To: <20251222-imx952-v1-v2-0-8793ec8bad6e@nxp.com> To: Rob Herring , Krzysztof Kozlowski , Conor Dooley , Shawn Guo , Sascha Hauer , Pengutronix Kernel Team , Fabio Estevam Cc: devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, imx@lists.linux.dev, linux-arm-kernel@lists.infradead.org, Peng Fan X-Mailer: b4 0.14.2 X-ClientProxiedBy: SI2PR02CA0010.apcprd02.prod.outlook.com (2603:1096:4:194::15) To PAXPR04MB8459.eurprd04.prod.outlook.com (2603:10a6:102:1da::15) Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-MS-Exchange-MessageSentRepresentingType: 1 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: PAXPR04MB8459:EE_|DU4PR04MB11457:EE_ X-MS-Office365-Filtering-Correlation-Id: cb6e1729-9d26-41f2-5d21-08de40fb6c3c X-MS-Exchange-SharedMailbox-RoutingAgent-Processed: True X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0;ARA:13230040|1800799024|376014|366016|52116014|7416014|19092799006|38350700014; X-Microsoft-Antispam-Message-Info: =?utf-8?B?UGlrcGkzbHNNNDk1MHRGUmowaFplTk9mQzFxUjhGVGhHRTFGbFlJblJwUVpO?= =?utf-8?B?dVlCaThiZm1aQ2ovOFBhZmV5MmRQUGJHNVpzU2hXK0JtWHJ4c3d0T2gyd0Ni?= =?utf-8?B?b0NNSzFJWnpnL1FzaXJtMkYxbG1GSFZTcTZuL3RYWUJxOTQyUVorejNDUm83?= =?utf-8?B?MWx3dHk5a2pYUGdyNTFQdXVUWVJOZXFYc3pGUmhKVUVsaTlibi83SG5FQ3Ro?= =?utf-8?B?aHdHNVJrRWRTd2sxejF2VnhoTEZ0Q3U4Slg3RDVJUDZMc2M1UWV1NW82akNR?= =?utf-8?B?dDZFMEgvU3U5L0VNQndPME1JamlVVG9oUkI2TEVxaC9YN3F4MjVoMzZINGE1?= =?utf-8?B?NE5KbG5wVGtJclZyejdvcUhhOFNVYXovQmQ3NUZlNU5ldW9HRzVsMWMrMDJI?= =?utf-8?B?UCtEV0xFZDFJbURBOGd5TDAyQkJMYU43eWVZMm53ajI4SERLeDRjUGZ3WkQz?= =?utf-8?B?Rmtwb0JHbmdJenAwd2NmYkk5TWhVRWNNU1crNVU0bWdKcXZXSWVLSE1DMnha?= =?utf-8?B?QnUvZ05lamlZTmg1UHhBMGIyRWhwM2hxS0g4TDJ6Rk9YdkJ6SmoyWWNmUEhi?= =?utf-8?B?VVpsbUtZS29GUTJTbGJRcnoxNHdoeDF2dG05MmprZTBRdmNNMUphSGZCb04v?= =?utf-8?B?T2Z3RXNjQmd3b0pXUFJEaEwyTGszUnQvNkNuamlZZFlNREJrTHh6TFczSkdu?= =?utf-8?B?Wkw2bXo2K21rV2hiR2RMR1FaanF1SW5HMzZ0ZjZvSXdCTWM3QnF1YTRYWndp?= =?utf-8?B?R0I0a2F0YUFyWjBnb0pZNW1sekZKeHRtN0crVGh4dzNDVFU4NytsbDB5WWJq?= =?utf-8?B?TG1NNmprZkI1T2VIYkFpcktMYklDQWgwanl4YXFYSDhDOHVCRkN0N0x6WXRY?= =?utf-8?B?aDFYbXNwSkN6bEVTekI0YjluQjNibElBVDFDTHRkdGttV21IbEZ5Rk9LOVoy?= =?utf-8?B?L0NVeVg5ckU3M2hodzZIalJ3MWU2c1Zac1l2cVRoM0Q2ZmZCU3lSd0VNWGpl?= =?utf-8?B?aFhRNVRjemZlbldDc0RIMlplZUpNOHZ1SmxoTHVyZXMyZEhvRmdwOURBVW9o?= =?utf-8?B?cGtBS2pnNlVSdkFWVmdLbGd4UExJQko5T2hiWTdmWEpQOEpDU3cremlqb2xS?= =?utf-8?B?WkFrNzNuanptQ3lCOXgrWEZqNmIzWkJEVVpBTDZRZFZ5SjhORm00eUNEL0xE?= =?utf-8?B?ckMrL0liMlMvU3VEZzVaTHM1RHRpdEUydy9lN0J6cUJJNVJkUTdJT01FcS83?= =?utf-8?B?K1ZqZlZ3V1hkdEgwcTg5WjVHYUhZSW95dUh2bGVTdzVGQWpvNEQ2eXJ6dDJR?= =?utf-8?B?SkNZc1lUdkovbDBmNTN4OW94Y1NjcGJNNm4ya1lRRnV1VGsxQUdldjVoUkF2?= =?utf-8?B?K0V5dnhjT0kxbHU5TVpRdUoySHowR1BQdnNWNzIwYXdlM2V3YXBENnUxVC8w?= =?utf-8?B?cm05d3lHU2hHQjdBZHlDTjgvY3VyZlo0bFpSQjdVNWtKbmNTQWg5YlFRb2xx?= =?utf-8?B?anRiYy9RMFNQMi9Rb2wzOGdrUW9qeUlnYUNIcGtYdzlQR05JcVVtZjFpaDAz?= =?utf-8?B?K3o3Q2k0azV1ZTQwT1JNU1BCYkxvSzFvTjYrTGViOVFsZklMZkd3Z09CNGl6?= =?utf-8?B?TVI4UlhrMWs1dWdYYmJHOEFFSFE4aE5RZm40OWUvOFVkWVRWUVFod3UrQjZG?= =?utf-8?B?WlRzaUZjdmE4dWZiY0dHdHM1QlBwSlF0dkNjOWNCNW1ta1ZGc2kvWTBES2Zz?= =?utf-8?B?ckFBdTEyMzBEODRjV3lsbVNOWTRlNmNwdnJJYlkyUkpPaTMyN1ZxTE13WFhr?= =?utf-8?B?bm5RRllhQmJSN3BRSHpjbm1KS0V5UmN1REdrYTcxSkkwek5jNDlkL3JQYlBL?= =?utf-8?B?b0RKektsaTZPUkNRcjI0UHdoaTJRc2hmRGZyQ3hjQzcxVHZ4L1JFYWZqU2x0?= =?utf-8?B?UmFqN1VjN2tjQ0NlMzhaTVVkKzJwZFhGYlhxZDI0UDBZRU44SHdSeXpEMm51?= =?utf-8?B?bUp4ZlJrUVVXQ05jSFRkNUkzR1FwNFFBbS9NN0ZWYys3b29NbWh1a2JIb05S?= =?utf-8?Q?jzf/d1?= X-Forefront-Antispam-Report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:PAXPR04MB8459.eurprd04.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230040)(1800799024)(376014)(366016)(52116014)(7416014)(19092799006)(38350700014);DIR:OUT;SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: =?utf-8?B?Q0N4NzFDeE5MbVJmdGc3YXl5TFFEcEk4NUg5dlM3NnIzaDh3bFhzRnc5ZGNa?= =?utf-8?B?NG5hcC9oMzJRVDl2bjc1ZklaVCtXbFpwMVNRaDM4MEZPOXJaSVhSQ0pMWEp0?= =?utf-8?B?VkpsZFhrWVhjRFdqaVBTcXVPcWhlTDZsL0k2VVUzdUJZdnR1eGxHcXl2c245?= =?utf-8?B?QlNoUmxvZ0FFWEF4ZUswMUgyZ3dRQUhLY0dnOE44TWcrYUwweCtweEQzWHBD?= =?utf-8?B?RkppWjNQaDJDL0duN0ZBVHV4YnJncXUzSkxoQ0wwRkh1Wkp0QnZaZStLV0pW?= =?utf-8?B?eGRaTS91ZGpaMVJMYTR2YmxWOGg4b0Z4VnhncTgvc2xLdTJmQk5MWVo5OEJG?= =?utf-8?B?L2hFREthUkZRSjZjOVl1b1ZFeUdzNTJNRjFYTXJwckNldmY0ZGJ2T25VdWFI?= =?utf-8?B?K3B4czVZeEFNQ3FPOFVCTkNHdnNzaUN0amI3Nk1uaVdKcVRqZWw1bjNZWUZX?= =?utf-8?B?OUpEcW1pcUozYURHZHU4cUt0RFEvaFJpVi9Cemtwc1duVi9JaGwyN3Fyc2xL?= =?utf-8?B?TllsYkhzWXdFMXN1TnIxbWd4YmNzNVJaRHN3bXJuNHFGZ3lkeUdaT2JYTXU2?= =?utf-8?B?NHgvK3Q3Y3FOMks1M1NiVXg4WkdpdzNsQzhHNHBQOWtISW52SkJkbVNCR1Bt?= =?utf-8?B?ZHdDT2J1VWZJdnFpa2RGVTlNY05KRWVISllWMm9NcFRlRkZhTVoxand1WVQv?= =?utf-8?B?Y1VZRFJ2Y1dZU2xWOFBybTljZXljbHFHRDRmZFZzYUhybC94aGlUK1Bvdk5R?= =?utf-8?B?VDJVMTgwVjJuL29RdCtuV1MrMk9Oc281TWhuZ2Q3ZnhjTGlHN1NKVGZGZnBS?= =?utf-8?B?UTdQNFptd1Evc1ZhUVFCemtIa0ZXOWp6NWdQMWNZQWVWQ3pMVlRPenBqaDBa?= =?utf-8?B?R1QzaEVsbUxkYTkzT1JlaVpIbWoyaEc3djhJaW9NaXBZa3N1YTIyd0NjT3JE?= =?utf-8?B?TlN3bGNzOGNHOTZzbmRUY1VLNU9BZWJFdDFSRnlxUE1DSVoxREtsMEZlM3BJ?= =?utf-8?B?ZGFqUHJ3Vlp1MXQ5R2c1cWpZNmU3b29GR1ZvU2dwL3pWUzk2bTRKc3VkOXpQ?= =?utf-8?B?d3ZWdFh5MktwM1R1RzRIQXlRNWY4Z0VKT1NSdUxqSUlKdSsvVVBMS2pGUlZV?= =?utf-8?B?aGpGbXJhZmR1Z3RpTy9YckVjNzBHVlpHZngyMGVlbkZIdktubjJQUWhvK1JD?= =?utf-8?B?ZkhJREswQ1l0bUt4dVNNVXRUeWdWdHEyZlQyRnNmVVBlK1lneHQ2WjdlVFhV?= =?utf-8?B?bThubE1OWnpxK1pDQ2gyV0Q3UE84ZWR2OENVb2pQRVFyYVVHbWVNWW1kR3Ir?= =?utf-8?B?YTU0M0R3UGl2NFA3SWRqSzlrOWVMdDZML2VPU1NvVlJXUTV1ZHRqMkR0OXRv?= =?utf-8?B?dVZxQmtORUEzbHA4VWduVVU0SXYrUDRCTlFNUmszV3NWSE9RY3BoTllHVXYz?= =?utf-8?B?TDBQWnd5RFZIRW96MUZsUDlCU1JGT2RqL0dDZ25NNElKbERONkJZRUZud0xR?= =?utf-8?B?MERDZFlsYUdVNUZvZDlIVXRGZ2xkNzkxNW5yR1VQeUZLMHlFTE9uNkpYVUIr?= =?utf-8?B?U3JvUFhzRStFRzF0aW9TS1loRmpEdzBQaGZxTldNaDdTdms3NW4xTXJ2WEUr?= =?utf-8?B?eURmbWtRa3NoZE9ubGdQcTN3MUhTSGpOaHFyY0tuSUdMQzhCOG1WYlkwWFFU?= =?utf-8?B?MCt1RTI0RGI1UmxyODB5MkFXZ2Q2OHZEWHdkVEVaTXBldTZkZkxCcnB0Y1l2?= =?utf-8?B?czZFOEVYSmtsT0FMZ3ViOVVNUkRGUHlZMytLWHptSU9PSFVNQnFvNXZnR2tX?= =?utf-8?B?Z0VTTlZuZlIwTURrUEl2VjVGcGV1dEhOTExMTnU2MlFPa0R2RnN5WU01UEhX?= =?utf-8?B?N1BJOTlCZHJYdkRCTGVyNXVQUS9ieXdGaE16RVoxKzRaeERDUy9vbms2N0M5?= =?utf-8?B?NncwT0E1Vi9oQVRONWpSVHZ3WlB6aWhjM3pLYWlubng4d0xuSnZzMW13NjNq?= =?utf-8?B?d3RqdkZuVXN6OEJ4OWxVa05sS3F4c28xNGt3eFJmKzZGU0ViYnZWUllVSnF0?= =?utf-8?B?VVE5VlRPeE9pWTBNbEw0SkNqWFp2MVFUQkNpQzhlMjFNVm5nVU1XZ2dkbUxj?= =?utf-8?B?UnRaWE8wWFJOR09sLzViOHNrNDJaTFFIZnFEUmgyOEJzamF1c1FnUDVaaFpN?= =?utf-8?B?QU8wa0RFelBBVHFXUFlVb25BcDBHdnJNT2ZhYXBoSGRscVFwakZoRmNZNWtV?= =?utf-8?B?dUZIZWhuNEtaZmJpUzJDMUhCTlNJREJFK1NDQU9uNEEzcDM0Wks4SktKakNF?= =?utf-8?B?cUN2K1NoRlIwWGlOeVpsR2RGdUhtL2JnMko1VzdTd2JydnlPUGlOQT09?= X-OriginatorOrg: oss.nxp.com X-MS-Exchange-CrossTenant-Network-Message-Id: cb6e1729-9d26-41f2-5d21-08de40fb6c3c X-MS-Exchange-CrossTenant-AuthSource: PAXPR04MB8459.eurprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 22 Dec 2025 01:42:53.2645 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635 X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: OgaWKcOMTF0HAZVPxjENBPd66jePNKS4Hgq2lkmAhw6dD6f+u2fcDqOTXUx/yjat7rG2+roBDwOal1LEYI5xgA== X-MS-Exchange-Transport-CrossTenantHeadersStamped: DU4PR04MB11457 From: Peng Fan Add i.MX952 EVK basic device tree, with UART1, SDHC[1,2] supported. Signed-off-by: Peng Fan --- arch/arm64/boot/dts/freescale/Makefile | 2 + arch/arm64/boot/dts/freescale/imx952-evk.dts | 217 +++++++++++++++++++++++= ++++ 2 files changed, 219 insertions(+) diff --git a/arch/arm64/boot/dts/freescale/Makefile b/arch/arm64/boot/dts/f= reescale/Makefile index f30d3fd724d0ce6b38f7bef10e3970ac34f70f4a..05d8ccd89186478ad4310f56a02= 783b51034f839 100644 --- a/arch/arm64/boot/dts/freescale/Makefile +++ b/arch/arm64/boot/dts/freescale/Makefile @@ -414,6 +414,8 @@ dtb-$(CONFIG_ARCH_MXC) +=3D imx95-libra-rdk-fpsc.dtb =20 dtb-$(CONFIG_ARCH_MXC) +=3D imx95-19x19-verdin-evk.dtb =20 +dtb-$(CONFIG_ARCH_MXC) +=3D imx952-evk.dtb + imx8mm-kontron-dl-dtbs :=3D imx8mm-kontron-bl.dtb imx8mm-kontron-dl.dtbo imx8mm-kontron-bl-lte-dtbs :=3D imx8mm-kontron-bl.dtb imx8mm-kontron-bl-l= te.dtbo =20 diff --git a/arch/arm64/boot/dts/freescale/imx952-evk.dts b/arch/arm64/boot= /dts/freescale/imx952-evk.dts new file mode 100644 index 0000000000000000000000000000000000000000..2c753fcbae3c5d545f5d835bd70= 492667061d626 --- /dev/null +++ b/arch/arm64/boot/dts/freescale/imx952-evk.dts @@ -0,0 +1,217 @@ +// SPDX-License-Identifier: (GPL-2.0+ OR MIT) +/* + * Copyright 2025 NXP + */ + +/dts-v1/; + +#include "imx952.dtsi" + +/ { + model =3D "NXP i.MX952 EVK board"; + compatible =3D "fsl,imx952-evk", "fsl,imx952"; + + aliases { + gpio0 =3D &gpio1; + gpio1 =3D &gpio2; + gpio2 =3D &gpio3; + gpio3 =3D &gpio4; + gpio4 =3D &gpio5; + mmc0 =3D &usdhc1; + mmc1 =3D &usdhc2; + serial0 =3D &lpuart1; + }; + + chosen { + stdout-path =3D &lpuart1; + }; + + memory@80000000 { + device_type =3D "memory"; + reg =3D <0x0 0x80000000 0 0x80000000>; + }; + + reserved-memory { + #address-cells =3D <2>; + #size-cells =3D <2>; + ranges; + + linux_cma: linux,cma { + compatible =3D "shared-dma-pool"; + alloc-ranges =3D <0 0x80000000 0 0x7f000000>; + size =3D <0 0x3c000000>; + linux,cma-default; + reusable; + }; + }; + + reg_3p3v: regulator-3p3v { + compatible =3D "regulator-fixed"; + regulator-max-microvolt =3D <3300000>; + regulator-min-microvolt =3D <3300000>; + regulator-name =3D "+V3.3_SW"; + }; + + reg_1p8v: regulator-1p8v { + compatible =3D "regulator-fixed"; + regulator-max-microvolt =3D <1800000>; + regulator-min-microvolt =3D <1800000>; + regulator-name =3D "+V1.8_SW"; + }; + + reg_vref_1v8: regulator-adc-vref { + compatible =3D "regulator-fixed"; + regulator-name =3D "vref_1v8"; + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <1800000>; + }; + + reg_usdhc2_vmmc: regulator-usdhc2 { + compatible =3D "regulator-fixed"; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&pinctrl_reg_usdhc2_vmmc>; + regulator-name =3D "VDD_SD2_3V3"; + regulator-min-microvolt =3D <3300000>; + regulator-max-microvolt =3D <3300000>; + gpio =3D <&gpio3 7 GPIO_ACTIVE_HIGH>; + enable-active-high; + off-on-delay-us =3D <12000>; + }; +}; + +&lpuart1 { + /* console */ + pinctrl-names =3D "default"; + pinctrl-0 =3D <&pinctrl_uart1>; + status =3D "okay"; +}; + +&usdhc1 { + pinctrl-names =3D "default", "state_100mhz", "state_200mhz", "sleep"; + pinctrl-0 =3D <&pinctrl_usdhc1>; + pinctrl-1 =3D <&pinctrl_usdhc1_100mhz>; + pinctrl-2 =3D <&pinctrl_usdhc1_200mhz>; + pinctrl-3 =3D <&pinctrl_usdhc1>; + bus-width =3D <8>; + non-removable; + no-sdio; + no-sd; + status =3D "okay"; +}; + +&usdhc2 { + pinctrl-names =3D "default", "state_100mhz", "state_200mhz", "sleep"; + pinctrl-0 =3D <&pinctrl_usdhc2>, <&pinctrl_usdhc2_gpio>; + pinctrl-1 =3D <&pinctrl_usdhc2_100mhz>, <&pinctrl_usdhc2_gpio>; + pinctrl-2 =3D <&pinctrl_usdhc2_200mhz>, <&pinctrl_usdhc2_gpio>; + pinctrl-3 =3D <&pinctrl_usdhc2>, <&pinctrl_usdhc2_gpio>; + cd-gpios =3D <&gpio3 0 GPIO_ACTIVE_LOW>; + vmmc-supply =3D <®_usdhc2_vmmc>; + bus-width =3D <4>; + status =3D "okay"; +}; + +&scmi_iomuxc { + pinctrl_reg_usdhc2_vmmc: regusdhc2vmmcgrp { + fsl,pins =3D < + IMX952_PAD_SD2_RESET_B__WAKEUPMIX_TOP_GPIO3_IO_7 0x31e + >; + }; + + pinctrl_uart1: uart1grp { + fsl,pins =3D < + IMX952_PAD_UART1_RXD__AONMIX_TOP_LPUART1_RX 0x31e + IMX952_PAD_UART1_TXD__AONMIX_TOP_LPUART1_TX 0x31e + >; + }; + + pinctrl_usdhc1: usdhc1grp { + fsl,pins =3D < + IMX952_PAD_SD1_CLK__WAKEUPMIX_TOP_USDHC1_CLK 0x158e + IMX952_PAD_SD1_CMD__WAKEUPMIX_TOP_USDHC1_CMD 0x138e + IMX952_PAD_SD1_DATA0__WAKEUPMIX_TOP_USDHC1_DATA0 0x138e + IMX952_PAD_SD1_DATA1__WAKEUPMIX_TOP_USDHC1_DATA1 0x138e + IMX952_PAD_SD1_DATA2__WAKEUPMIX_TOP_USDHC1_DATA2 0x138e + IMX952_PAD_SD1_DATA3__WAKEUPMIX_TOP_USDHC1_DATA3 0x138e + IMX952_PAD_SD1_DATA4__WAKEUPMIX_TOP_USDHC1_DATA4 0x138e + IMX952_PAD_SD1_DATA5__WAKEUPMIX_TOP_USDHC1_DATA5 0x138e + IMX952_PAD_SD1_DATA6__WAKEUPMIX_TOP_USDHC1_DATA6 0x138e + IMX952_PAD_SD1_DATA7__WAKEUPMIX_TOP_USDHC1_DATA7 0x138e + IMX952_PAD_SD1_STROBE__WAKEUPMIX_TOP_USDHC1_STROBE 0x158e + >; + }; + + pinctrl_usdhc1_100mhz: usdhc1-100mhzgrp { + fsl,pins =3D < + IMX952_PAD_SD1_CLK__WAKEUPMIX_TOP_USDHC1_CLK 0x158e + IMX952_PAD_SD1_CMD__WAKEUPMIX_TOP_USDHC1_CMD 0x138e + IMX952_PAD_SD1_DATA0__WAKEUPMIX_TOP_USDHC1_DATA0 0x138e + IMX952_PAD_SD1_DATA1__WAKEUPMIX_TOP_USDHC1_DATA1 0x138e + IMX952_PAD_SD1_DATA2__WAKEUPMIX_TOP_USDHC1_DATA2 0x138e + IMX952_PAD_SD1_DATA3__WAKEUPMIX_TOP_USDHC1_DATA3 0x138e + IMX952_PAD_SD1_DATA4__WAKEUPMIX_TOP_USDHC1_DATA4 0x138e + IMX952_PAD_SD1_DATA5__WAKEUPMIX_TOP_USDHC1_DATA5 0x138e + IMX952_PAD_SD1_DATA6__WAKEUPMIX_TOP_USDHC1_DATA6 0x138e + IMX952_PAD_SD1_DATA7__WAKEUPMIX_TOP_USDHC1_DATA7 0x138e + IMX952_PAD_SD1_STROBE__WAKEUPMIX_TOP_USDHC1_STROBE 0x158e + >; + }; + + pinctrl_usdhc1_200mhz: usdhc1-200mhzgrp { + fsl,pins =3D < + IMX952_PAD_SD1_CLK__WAKEUPMIX_TOP_USDHC1_CLK 0x15fe + IMX952_PAD_SD1_CMD__WAKEUPMIX_TOP_USDHC1_CMD 0x13fe + IMX952_PAD_SD1_DATA0__WAKEUPMIX_TOP_USDHC1_DATA0 0x13fe + IMX952_PAD_SD1_DATA1__WAKEUPMIX_TOP_USDHC1_DATA1 0x13fe + IMX952_PAD_SD1_DATA2__WAKEUPMIX_TOP_USDHC1_DATA2 0x13fe + IMX952_PAD_SD1_DATA3__WAKEUPMIX_TOP_USDHC1_DATA3 0x13fe + IMX952_PAD_SD1_DATA4__WAKEUPMIX_TOP_USDHC1_DATA4 0x13fe + IMX952_PAD_SD1_DATA5__WAKEUPMIX_TOP_USDHC1_DATA5 0x13fe + IMX952_PAD_SD1_DATA6__WAKEUPMIX_TOP_USDHC1_DATA6 0x13fe + IMX952_PAD_SD1_DATA7__WAKEUPMIX_TOP_USDHC1_DATA7 0x13fe + IMX952_PAD_SD1_STROBE__WAKEUPMIX_TOP_USDHC1_STROBE 0x15fe + >; + }; + + pinctrl_usdhc2: usdhc2grp { + fsl,pins =3D < + IMX952_PAD_SD2_CLK__WAKEUPMIX_TOP_USDHC2_CLK 0x158e + IMX952_PAD_SD2_CMD__WAKEUPMIX_TOP_USDHC2_CMD 0x138e + IMX952_PAD_SD2_DATA0__WAKEUPMIX_TOP_USDHC2_DATA0 0x138e + IMX952_PAD_SD2_DATA1__WAKEUPMIX_TOP_USDHC2_DATA1 0x138e + IMX952_PAD_SD2_DATA2__WAKEUPMIX_TOP_USDHC2_DATA2 0x138e + IMX952_PAD_SD2_DATA3__WAKEUPMIX_TOP_USDHC2_DATA3 0x138e + IMX952_PAD_SD2_VSELECT__WAKEUPMIX_TOP_USDHC2_VSELECT 0x51e + >; + }; + + pinctrl_usdhc2_100mhz: usdhc2-100mhzgrp { + fsl,pins =3D < + IMX952_PAD_SD2_CLK__WAKEUPMIX_TOP_USDHC2_CLK 0x158e + IMX952_PAD_SD2_CMD__WAKEUPMIX_TOP_USDHC2_CMD 0x138e + IMX952_PAD_SD2_DATA0__WAKEUPMIX_TOP_USDHC2_DATA0 0x138e + IMX952_PAD_SD2_DATA1__WAKEUPMIX_TOP_USDHC2_DATA1 0x138e + IMX952_PAD_SD2_DATA2__WAKEUPMIX_TOP_USDHC2_DATA2 0x138e + IMX952_PAD_SD2_DATA3__WAKEUPMIX_TOP_USDHC2_DATA3 0x138e + IMX952_PAD_SD2_VSELECT__WAKEUPMIX_TOP_USDHC2_VSELECT 0x51e + >; + }; + + pinctrl_usdhc2_200mhz: usdhc2-200mhzgrp { + fsl,pins =3D < + IMX952_PAD_SD2_CLK__WAKEUPMIX_TOP_USDHC2_CLK 0x158e + IMX952_PAD_SD2_CMD__WAKEUPMIX_TOP_USDHC2_CMD 0x138e + IMX952_PAD_SD2_DATA0__WAKEUPMIX_TOP_USDHC2_DATA0 0x138e + IMX952_PAD_SD2_DATA1__WAKEUPMIX_TOP_USDHC2_DATA1 0x138e + IMX952_PAD_SD2_DATA2__WAKEUPMIX_TOP_USDHC2_DATA2 0x138e + IMX952_PAD_SD2_DATA3__WAKEUPMIX_TOP_USDHC2_DATA3 0x138e + IMX952_PAD_SD2_VSELECT__WAKEUPMIX_TOP_USDHC2_VSELECT 0x51e + >; + }; + + pinctrl_usdhc2_gpio: usdhc2gpiogrp { + fsl,pins =3D < + IMX952_PAD_SD2_CD_B__WAKEUPMIX_TOP_GPIO3_IO_0 0x31e + >; + }; +}; --=20 2.37.1