From nobody Mon Feb 9 00:00:56 2026 Received: from mail-wm1-f67.google.com (mail-wm1-f67.google.com [209.85.128.67]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id DF6631FC0EF for ; Sat, 20 Dec 2025 09:05:56 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.67 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1766221558; cv=none; b=kFhttCEjSTwaJwXYcEJNgfvkdx5Vltry+V4w/IBnzYXF7KmiYqBCZxnZFTgxKsWzEXNkMAQCsY63QSfNAT1X4LPocgJO4igb9uoO/tkee0/9v8ioLbXD+KgF7KTaPhkrrGJ+4cEvawCVu4pL7fMZKTJwAy2om/jQ2WvX5gMSGeA= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1766221558; c=relaxed/simple; bh=h92o4zwYNSX6815UCmoJUrl3OjU4KjoLxMi/xiWmdfY=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=FdWxm0Et3Asl0w8vT1dbelnG+CumUv2FtsunDReGVeAOQnBtyD+PnG9jKMBA62Os0SAX4cAr/iOBncC6Pbxm/e7fWyPdLPp+pin7O88es3uQ5h9PrdN2i4hzoWV4oJkyuUc2MuCfL3YVzNAF7OPOVFfSTTv5nsP60fjwxwyR/ug= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=YKldrA8j; arc=none smtp.client-ip=209.85.128.67 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="YKldrA8j" Received: by mail-wm1-f67.google.com with SMTP id 5b1f17b1804b1-47789cd2083so13942005e9.2 for ; Sat, 20 Dec 2025 01:05:56 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1766221555; x=1766826355; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=7Ju9j+YC1WJ2vWa+GZa2BXWls/TDlfesLoKVGyWNUzk=; b=YKldrA8jMnjeQpzzQkPxN2DYtxIvxrVuxD5F1BPAqPuDSi9lGsZUPeXTlqKBwBIx3d bjopAKjuhe4jXd3trGpqICBIRlpLHsioZVcW47VLnr5+b8vr4dmKykGwBph2Lfwy/5AO DoTEDGHUJEtymUkfpb3du290/oC6MxDQnSFEuI+RFv44PAQE0lcirCpuHl1FELVLcipx v82/K6hPqp9ywHZTR3P0IwTOM4PTA5EtIZ+GlZAjT4kL7UVUBX2VPLBYBQ9EftJV1rc4 gTaNMTfooskPcLO09FeA23HBRm6bsck+KieWpUki2PNJ5F+9gQYfQkQgJqXzbrgAqZ1J uG4Q== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1766221555; x=1766826355; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=7Ju9j+YC1WJ2vWa+GZa2BXWls/TDlfesLoKVGyWNUzk=; b=S5yRNEhjI4ah0TYzXXQEXtbVJenIxqjJEJvLRQR6FTEDV63to5UfaHqtH/Dt/ZTxEy +R7JGwjWyxeeHNGjw/dOrjY8HM3P0qjHWlcXFQAarRzdV1GtHDWB2HLquW4ZeWao/h0Q 4sCy4mG3mS4xS/BLPh4r8qjIs6FjKQTnGLPbd72gIu0519YljvtwzMV+HzncTd3JZ5UP dpV/ZETraSOECgksaJjTTsPUyVSvLYjgzeH27bwfIU1KehmrhkvNN3naxZjvZpf55vyl 0/+FIhwhSRF/P8Jf7DpQ6csm4SKdRoXVszXtnC5aLkkEkoJW8rJcvvSAFuY17MdYeGz1 3NHQ== X-Forwarded-Encrypted: i=1; AJvYcCUNoWQZcW2whJXdAvjS9INChd/Zm3sMdbuvgUm7aQHFqAU9j0jfpDgEQbSH2BM27syClEFl1NTR+hs1AEM=@vger.kernel.org X-Gm-Message-State: AOJu0YwtlM1D8m/NqDvhZf3SM9RlfF4IfDyN8lLc7+6TyKIiwfR16K7M 878iZ04JqVUO2oKjaspOGnfD8c1qMyJW2BTuaDv9dyp7zu6Qq3OssBs9W25321SX2Rk= X-Gm-Gg: AY/fxX7ApFG4FOLr5C15k+2sAhJgh/QeVu/E90eHZuYQWDlwuAG7LFEIHDS0bNivGCF yMaQF4E8aSgBNclhycTV4362bkgzL3e+fb36QxsPDHMARIMf4mEzmzHLwsGIfLs1DyXdAQ2tIJj XIcdPeUGFoAC9OvMEz9xO4YUlR2b0m1pluqB6/8BwxdQPxAqtNCvDHmbKV1YNy76UMSwiaRW3aa SEbe3BLs4VggnKL2YoD2AIXaY4HM+KqkeaVGg2BWVWUA/ACzC9Mfs2bv1EwsGR8usoO7QJhI85K /KN3Ywep1xwdiwiwWUcTwDT8bFNcR0cjZvqQUqGWKmoevH+HRNsAT14c/YiQdWO7bBmpZSLF4bX je2IpTQkgc38TfQvhKK0RQ9Whvje/tDr+zGn2cpMaYWlFg0HoCcsrB+DlqSi0ycJOdL8ZULkWzt IZdfzn+eMWmsRUYDh+iO9qAwQgjx78yj7a0oWoJa4C8QhBx71nlQ== X-Google-Smtp-Source: AGHT+IE1iVnBUqpj1iTbwtmkbTAjU6Y58uPgcEI500vkbYk4bozZEqi5QO1qW3InydBQVTDCJXx55Q== X-Received: by 2002:a05:600c:6388:b0:477:63db:c718 with SMTP id 5b1f17b1804b1-47d19557cd2mr51367045e9.16.1766221555250; Sat, 20 Dec 2025 01:05:55 -0800 (PST) Received: from gpeter-l.roam.corp.google.com ([150.228.9.32]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-47d1936d220sm88466685e9.8.2025.12.20.01.05.53 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sat, 20 Dec 2025 01:05:54 -0800 (PST) From: Peter Griffin Date: Sat, 20 Dec 2025 09:05:40 +0000 Subject: [PATCH v6 2/4] arm64: dts: exynos: gs101: add samsung,sysreg property to CMU nodes Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20251220-automatic-clocks-v6-2-36c2f276a135@linaro.org> References: <20251220-automatic-clocks-v6-0-36c2f276a135@linaro.org> In-Reply-To: <20251220-automatic-clocks-v6-0-36c2f276a135@linaro.org> To: Rob Herring , Krzysztof Kozlowski , Conor Dooley , Alim Akhtar , =?utf-8?q?Andr=C3=A9_Draszik?= , Tudor Ambarus , Michael Turquette , Stephen Boyd , Sam Protsenko , Sylwester Nawrocki , Chanwoo Choi Cc: Will McVicker , Krzysztof Kozlowski , devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-samsung-soc@vger.kernel.org, linux-kernel@vger.kernel.org, linux-clk@vger.kernel.org, kernel-team@android.com, Peter Griffin , Krzysztof Kozlowski X-Mailer: b4 0.14.2 X-Developer-Signature: v=1; a=openpgp-sha256; l=2739; i=peter.griffin@linaro.org; h=from:subject:message-id; bh=h92o4zwYNSX6815UCmoJUrl3OjU4KjoLxMi/xiWmdfY=; b=owEBbQKS/ZANAwAKAc7ouNYCNHK6AcsmYgBpRmbtPuXfNw2JAKPYzs1rhcAAssMDOJ5EMhC+b a9n1Uw1/bSJAjMEAAEKAB0WIQQO/I5vVXh1DVa1SfzO6LjWAjRyugUCaUZm7QAKCRDO6LjWAjRy uicBD/9cejbAXAxcXgsCfHKp0zhJl64kTRLzpTC+2c+IDQndHym7x8DMGI57fTeMGZW3Amd+fnR F3NC609qaNexjPJRbLHQy4IoQvmikAmrple6ENuSaFFe26iae1Lk/GzSf5+kAkmkf/FHh87+gEH CozQ7H2BcVplfSO6QvApjfoDGMBjoMuqmA89P5hdP5dK8fGez8FG/wfIIQbf03miSO1AaR+uOwk rtI0mBShE29JCLUqFCOsZMsG0NyJi4AasPsW8ap2ACMJwe50rwHIvjDuFvvffQ1uf/DMYREsj3x aXbcAdn8ASKNEf0/7QpP6uww2RO6tvshK1ESczTqVGDNvL7tbAecAeYk7yR8FTEbqMiWH7/SGKM tjfHLlHCzlaRYSFMCdSIS0UdC953wvgJanvd4dyx0XEYX+zwKMLEAAWwfOru4yEf5YYpS6c3wcw G/JacgCF0vg+RP8hmr1UhlA/rCkpps2Js+grqjl4d3aF0FVdLNeOMdCZpI0O0uOQnjjKKnuCHmw pMloOkDvuJhukrvzDS5dO4fITuoei8X1OWC3F26o4E+FTdXPdB2J7V4kkLjVR/fKyzSGHPHAihC fGzycNMRAgwMd6Z8yo066VM7Hpqcp+jhyTPDQeyJhSu0sflctCO03gwFiPPP897Vr9HF4UVSkvy +y7nmadSJWu8SBQ== X-Developer-Key: i=peter.griffin@linaro.org; a=openpgp; fpr=0EFC8E6F5578750D56B549FCCEE8B8D6023472BA With the exception of cmu_top, each CMU has a corresponding sysreg bank that contains the BUSCOMPONENT_DRCG_EN and optional MEMCLK registers. The BUSCOMPONENT_DRCG_EN register enables dynamic root clock gating of bus components and MEMCLK gates the sram clock. Now the clock driver supports automatic clock mode, provide the samsung,sysreg property so the driver can enable dynamic root clock gating of bus components and gate sram clock. Note without the property specified the driver simply falls back to previous behaviour of not configuring these registers so it is not an ABI break. Signed-off-by: Peter Griffin --- Changes in v4: - Update commit message (Peter) --- arch/arm64/boot/dts/exynos/google/gs101.dtsi | 6 ++++++ 1 file changed, 6 insertions(+) diff --git a/arch/arm64/boot/dts/exynos/google/gs101.dtsi b/arch/arm64/boot= /dts/exynos/google/gs101.dtsi index 9b38c2248016aa65293c0abf9ccaf20857d89693..2e25eeb0c2590b99ef98c7bdac3= caa0c34161706 100644 --- a/arch/arm64/boot/dts/exynos/google/gs101.dtsi +++ b/arch/arm64/boot/dts/exynos/google/gs101.dtsi @@ -578,6 +578,7 @@ cmu_misc: clock-controller@10010000 { clocks =3D <&cmu_top CLK_DOUT_CMU_MISC_BUS>, <&cmu_top CLK_DOUT_CMU_MISC_SSS>; clock-names =3D "bus", "sss"; + samsung,sysreg =3D <&sysreg_misc>; }; =20 sysreg_misc: syscon@10030000 { @@ -671,6 +672,7 @@ cmu_peric0: clock-controller@10800000 { <&cmu_top CLK_DOUT_CMU_PERIC0_BUS>, <&cmu_top CLK_DOUT_CMU_PERIC0_IP>; clock-names =3D "oscclk", "bus", "ip"; + samsung,sysreg =3D <&sysreg_peric0>; }; =20 sysreg_peric0: syscon@10820000 { @@ -1217,6 +1219,7 @@ cmu_peric1: clock-controller@10c00000 { <&cmu_top CLK_DOUT_CMU_PERIC1_BUS>, <&cmu_top CLK_DOUT_CMU_PERIC1_IP>; clock-names =3D "oscclk", "bus", "ip"; + samsung,sysreg =3D <&sysreg_peric1>; }; =20 sysreg_peric1: syscon@10c20000 { @@ -1575,6 +1578,7 @@ cmu_hsi0: clock-controller@11000000 { <&cmu_top CLK_DOUT_CMU_HSI0_USBDPDBG>; clock-names =3D "oscclk", "bus", "dpgtc", "usb31drd", "usbdpdbg"; + samsung,sysreg =3D <&sysreg_hsi0>; }; =20 sysreg_hsi0: syscon@11020000 { @@ -1646,6 +1650,7 @@ cmu_hsi2: clock-controller@14400000 { <&cmu_top CLK_DOUT_CMU_HSI2_UFS_EMBD>, <&cmu_top CLK_DOUT_CMU_HSI2_MMC_CARD>; clock-names =3D "oscclk", "bus", "pcie", "ufs", "mmc"; + samsung,sysreg =3D <&sysreg_hsi2>; }; =20 sysreg_hsi2: syscon@14420000 { @@ -1706,6 +1711,7 @@ cmu_apm: clock-controller@17400000 { =20 clocks =3D <&ext_24_5m>; clock-names =3D "oscclk"; + samsung,sysreg =3D <&sysreg_apm>; }; =20 sysreg_apm: syscon@17420000 { --=20 2.52.0.351.gbe84eed79e-goog