From nobody Mon Feb 9 19:05:18 2026 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 2B9921E520C for ; Fri, 19 Dec 2025 06:59:17 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1766127559; cv=none; b=GL5nVWj50aqtDyamiLsDAUcHPacLq4zY8J3XDMmXjbdVw5hhrlSACFt8Hz0cvzQW7LBToWGsgGUQCwuCpszIabGNQd4ux384I0Pxesl6cYS0fcSL6W4qyfVFU0c+bZyGp8hk9cEulBbNF4jZ7LKV9He7RDEMweR5VDTaEUFVLu0= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1766127559; c=relaxed/simple; bh=6VY87t9VghiDLhppTTyGc/EGkt+kVJvSCivK71N+61o=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=FCDtCZU7IqcKlxgIUsyqQZgUwqybHRwdwDqrbYwimx7dPWtuBrr9ayYjbUqYfKEzOZX9hfOxVo89AgARc5eObZ4eFNQdU2WEgnN9ORRdniDCOBdVlI8RKb0Py0usPzod6ByU8vCRKxXvFHpHC8soFz5u78I5WZgKBaadqJgrRiM= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=mGW11hoY; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=HbhFkftf; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="mGW11hoY"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="HbhFkftf" Received: from pps.filterd (m0279862.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 5BJ4c83u4154543 for ; Fri, 19 Dec 2025 06:59:17 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:date:from:in-reply-to:message-id :mime-version:references:subject:to; s=qcppdkim1; bh=+nWc4h1iM5D mFVSbqSbzqsFj4rfaS5ymL17azyq0Eek=; b=mGW11hoYuf8oovORYJS0AOnjvkm HPkNqqdH2C0xSoFrjNRMA5LU08NVhGTzZ21Aj5ncaxpcaqxaioJyIRtca4pjea6Y deI3QoMbp94eLcrxdxi4kwHdJ15D4+9uu/NrvIBDVoRZnGm3n6s5x4POoPcaD7rb SW5UP8KXJ33xdMZbscEsuM4p2wA1qiVk32gsxidvxkLJYlLYVcrxUf5E+VQTzctm 5wn9WRhY0vdxghYg/SmtaXVMqjGvyulz7PIAJckAQX6ns8xRrTALDaAA+ZC83/IV N5n2FV77hsdJ4OZASvXVpUtihj1+aMdFVOrOGbg+TZ7dxt5gh6BuNqrnBEg== Received: from mail-pg1-f198.google.com (mail-pg1-f198.google.com [209.85.215.198]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4b4r2csmfd-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Fri, 19 Dec 2025 06:59:17 +0000 (GMT) Received: by mail-pg1-f198.google.com with SMTP id 41be03b00d2f7-bc240cdb249so1373651a12.3 for ; Thu, 18 Dec 2025 22:59:17 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1766127556; x=1766732356; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=+nWc4h1iM5DmFVSbqSbzqsFj4rfaS5ymL17azyq0Eek=; b=HbhFkftfhiMzQ5SwI3vZbdZnRpQSPmFRhx/vmHekfsYNi6UNORy9+jSJ5SCQ76OdDm Jt8SL1kPwY5TrzalNLye9cvYu0h3NvS9AoikqOoxqC1B38jL6dTthWjr62CppQ0Jl78s AZMbYKhqaNw4sRXHOnuBVXu2uqRRCssgOplP2XnzyYRY4L6qHbOEKUWie/WUXBnLCbgn ZreKn+fSoAdyxgkoat6ZxnRqB3CTuvhZjBTO1fvfSTUpOU0iZOxb/IKZKXQ3ARUxshKq ORrAOPo1FGMcTUZTbnHDQjEckbqu2zukwhlsMNuLlebNxtui55Xa+ugthFz2Vz6CiCxm hQJA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1766127556; x=1766732356; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=+nWc4h1iM5DmFVSbqSbzqsFj4rfaS5ymL17azyq0Eek=; b=laMdSV+wbAWrG1GEYO+qyFk0LsmmHHNh43i/cq+55385LWYr12ZUHygxuSP/MDEj5j phLFMN4zyPkkTy5ABNEkB+lSUVDgIEIRsHf95jW4aslb3uljtV5vGFjEK6LyXVEcdIGV CLuzOPvZAI98H7HS2NlaLM5CMlotICTn9RDpmIzaGsAqItKu3vPaeyce6w2SR7I/M7Hv gyso9BiH/zi4GmzNwI5JK8jHgqMiZRUQl/CwjgJ14tjwJbpiBGsTtoLEmRul1iGIxg22 vMQiLkONfekCU2ORi1ialdfiS9Z2UmtG1wv41YWRS+FH5MMX8cO4RhlUN0QrSSj8BVIb dx/g== X-Forwarded-Encrypted: i=1; AJvYcCUsUt8N+d0ywsjHP7fy+uLFExEEovUwhHeE+a1w0lgM6WWN7HmaZfYRYWWJvR0DwImU/UqSyg/RuyjoDus=@vger.kernel.org X-Gm-Message-State: AOJu0YzMaaY5Knvi4y+2PDAr4hkU9X9vt0JawUBmg0p1K3JKOSH3nRVA Wy1X8AmpCxfaHQPGW0SwZXdYkV+oT6HfeW2DHJiXl7ShtB8e95ahg/Hx5eIIKIO7MD27r5+nGYU 33HU9j1z91C2L1eDHTsTtExhc5ysyNRy9TKtREEhZclajanTXDvlFOyDuRQCDEqPISao= X-Gm-Gg: AY/fxX7awnu2nfOJCFMAWdZfEXtlcG/9qyDW0DZI0208zpMa/JLedIB3FR8nJeq95Mb /LLzQVYFsbmC2AjZnbYHBKIuITq5xCJQ3GxuJi8HwEhzpq97+TZVu2CN4d+YVGLcqGB/2cmKUGL SphtMAO9I3AibjlKhNex7mAOvcs8gPEaJRZY32x4DxtWtwW5Fy0/eEkbIk0KPG8dKPDdpgDUt7p wfhfVKV63+LO0shVxwvrB0mDFEjAP9s2zoVwG+xA2RaoQyiIAJRPzs3ps4i9T/0rHO+ffW73MZt DK/YUxSrS+X4s03ArJsehCosOvB2BRndoHyjK42H6rpk/VKriJlH/cHU8EJM37aeQ/Sxk6JBhsB mXn9AADVIdc/bGxaLEdyKlSiUXVDnkM7uRQHorc4UMvRf0VklgizwAjquCEgeSi8c X-Received: by 2002:a05:7022:6894:b0:119:e55a:9bff with SMTP id a92af1059eb24-121722dd666mr1906794c88.27.1766127556258; Thu, 18 Dec 2025 22:59:16 -0800 (PST) X-Google-Smtp-Source: AGHT+IF3MkjuJpL3ndfq28woc+DY1x5eft/ObZXlyr5BZCx9Z/dRnigx/T/e88b6txTPhWXxGRLPYQ== X-Received: by 2002:a05:7022:6894:b0:119:e55a:9bff with SMTP id a92af1059eb24-121722dd666mr1906767c88.27.1766127555681; Thu, 18 Dec 2025 22:59:15 -0800 (PST) Received: from hu-songchai-lv.qualcomm.com (Global_NAT1.qualcomm.com. [129.46.96.20]) by smtp.gmail.com with ESMTPSA id 5a478bee46e88-2b05fcfc1b7sm3614954eec.0.2025.12.18.22.59.14 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 18 Dec 2025 22:59:15 -0800 (PST) From: Songwei Chai To: andersson@kernel.org, alexander.shishkin@linux.intel.com, mike.leach@linaro.org, suzuki.poulose@arm.com, james.clark@arm.com, krzk+dt@kernel.org, conor+dt@kernel.org Cc: Songwei Chai , linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-arm-msm@vger.kernel.org, coresight@lists.linaro.org, devicetree@vger.kernel.org, gregkh@linuxfoundation.org, Rob Herring Subject: [PATCH v9 1/7] dt-bindings: arm: Add support for Qualcomm TGU trace Date: Thu, 18 Dec 2025 22:58:56 -0800 Message-Id: <20251219065902.2296896-2-songwei.chai@oss.qualcomm.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20251219065902.2296896-1-songwei.chai@oss.qualcomm.com> References: <20251219065902.2296896-1-songwei.chai@oss.qualcomm.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-Proofpoint-GUID: yw0uEul1QFL8mRu-25jquxBZNW4wdtxS X-Proofpoint-Spam-Details-Enc: AW1haW4tMjUxMjE5MDA1NiBTYWx0ZWRfX040JWJsWId6w NWDhjrITA3cqnzzKofRc7tt0FTPW8KrQUJrwSkcD/V7SgKgtn2LzELVX1dvIO+ROEpKBxalvEyC z7lTbG3CwNeAjX8y7yeEXbr4oyrsRrdfETrSVMRzlnv/rsbwss9dhAlt4hm5ilH2ZbSvci0ASft iwRYpnR+0UPD3H6SnU/J8DFOR1B/K9Kgtqk8XOkzwg6jMIcdYcy43J7woICCsi3etEsgTLc98TH iuW8pIPuiMd+ytNp4vPq8sEpald9m7waak9SNYZyXz14kvgr1u7SBmFURswiNZTWlYipxei2VTY EtjO4o3hWzOlSJSq19+8KasFKe4R1jiQcWqi6y1ARxKiMCI4FuToO+2nPltEgt8lK558nW7MzfJ JKLREOUHDIcfMH6rWLYbwAgxQynWr89FUhNwSHNFlevjKaXxZVIGKpBw/YtBHORhFoclaEe5FxQ xtpCRHE7uvgPoi9nY7g== X-Proofpoint-ORIG-GUID: yw0uEul1QFL8mRu-25jquxBZNW4wdtxS X-Authority-Analysis: v=2.4 cv=Lp2fC3dc c=1 sm=1 tr=0 ts=6944f7c5 cx=c_pps a=Qgeoaf8Lrialg5Z894R3/Q==:117 a=ouPCqIW2jiPt+lZRy3xVPw==:17 a=wP3pNCr1ah4A:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=gEfo2CItAAAA:8 a=VwQbUJbxAAAA:8 a=EUspDBNiAAAA:8 a=N3VNWiZ0WD7Ir0aJMQYA:9 a=x9snwWr2DeNwDh03kgHS:22 a=sptkURWiP4Gy88Gu7hUp:22 X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1121,Hydra:6.1.9,FMLib:17.12.100.49 definitions=2025-12-19_02,2025-12-17_02,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 malwarescore=0 spamscore=0 suspectscore=0 clxscore=1015 priorityscore=1501 impostorscore=0 adultscore=0 phishscore=0 lowpriorityscore=0 bulkscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2512120000 definitions=main-2512190056 Content-Type: text/plain; charset="utf-8" The Trigger Generation Unit (TGU) is designed to detect patterns or sequences within a specific region of the System on Chip (SoC). Once configured and activated, it monitors sense inputs and can detect a pre-programmed state or sequence across clock cycles, subsequently producing a trigger. TGU configuration space offset table x-------------------------x | | | | | | Step configuration | | space layout | coresight management | x-------------x | registers | |---> | | | | | | reserve | | | | | | |-------------------------| | |-------------| | | | | priority[3] | | step[7] |<-- | |-------------| |-------------------------| | | | priority[2] | | | | | |-------------| | ... | |Steps region | | priority[1] | | | | | |-------------| |-------------------------| | | | priority[0] | | |<-- | |-------------| | step[0] |--------------------> | | |-------------------------| | condition | | | | | | control and status | x-------------x | space | | | x-------------------------x |Timer/Counter| | | x-------------x TGU Configuration in Hardware The TGU provides a step region for user configuration, similar to a flow chart. Each step region consists of three register clusters: 1.Priority Region: Sets the required signals with priority. 2.Condition Region: Defines specific requirements (e.g., signal A reaches three times) and the subsequent action once the requirement is met. 3.Timer/Counter (Optional): Provides timing or counting functionality. Add a new tgu.yaml file to describe the bindings required to define the TGU in the device trees. Reviewed-by: Rob Herring (Arm) Signed-off-by: Songwei Chai --- .../devicetree/bindings/arm/qcom,tgu.yaml | 92 +++++++++++++++++++ 1 file changed, 92 insertions(+) create mode 100644 Documentation/devicetree/bindings/arm/qcom,tgu.yaml diff --git a/Documentation/devicetree/bindings/arm/qcom,tgu.yaml b/Document= ation/devicetree/bindings/arm/qcom,tgu.yaml new file mode 100644 index 000000000000..5b6a58ebe691 --- /dev/null +++ b/Documentation/devicetree/bindings/arm/qcom,tgu.yaml @@ -0,0 +1,92 @@ +# SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause +# Copyright (c) 2025 Qualcomm Innovation Center, Inc. All rights reserved. +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/arm/qcom,tgu.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Trigger Generation Unit - TGU + +description: | + The Trigger Generation Unit (TGU) is a Data Engine which can be utilized + to sense a plurality of signals and create a trigger into the CTI or + generate interrupts to processors. The TGU is like the trigger circuit + of a Logic Analyzer. The corresponding trigger logic can be realized by + configuring the conditions for each step after sensing the signal. + Once setup and enabled, it will observe sense inputs and based upon + the activity of those inputs, even over clock cycles, may detect a + preprogrammed state/sequence and then produce a trigger or interrupt. + + The primary use case of the TGU is to detect patterns or sequences on a + given set of signals within some region to identify the issue in time + once there is abnormal behavior in the subsystem. + +maintainers: + - Mao Jinlong + - Songwei Chai + +# Need a custom select here or 'arm,primecell' will match on lots of nodes +select: + properties: + compatible: + contains: + enum: + - qcom,tgu + required: + - compatible + +properties: + compatible: + items: + - const: qcom,tgu + - const: arm,primecell + + reg: + maxItems: 1 + + clocks: + maxItems: 1 + + clock-names: + items: + - const: apb_pclk + + in-ports: + $ref: /schemas/graph.yaml#/properties/ports + additionalProperties: false + + properties: + port: + description: + The port mechanism here ensures the relationship between TGU and + TPDM, as TPDM is one of the inputs for TGU. It will allow TGU to + function as TPDM's helper and enable TGU when the connected + TPDM is enabled. + $ref: /schemas/graph.yaml#/properties/port + +required: + - compatible + - reg + - clocks + - clock-names + +additionalProperties: false + +examples: + - | + tgu@10b0e000 { + compatible =3D "qcom,tgu", "arm,primecell"; + reg =3D <0x10b0e000 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + + in-ports { + port { + tgu_in_tpdm_swao: endpoint{ + remote-endpoint =3D <&tpdm_swao_out_tgu>; + }; + }; + }; + }; +... --=20 2.34.1