From nobody Fri Dec 19 18:00:06 2025 Received: from mail-pg1-f202.google.com (mail-pg1-f202.google.com [209.85.215.202]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id BC7CB331A62 for ; Thu, 18 Dec 2025 19:24:19 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.215.202 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1766085861; cv=none; b=aSG9mNWqxI1+FlgxSt2fKbB2AGUZNXR0Jh1ybhHCb5m5L1iJKkeQJ4wQicsdx/8q/8jBdcwhm+AQmPZZbsc/4XKmG7wZ68lgctDXsDmCkcvPs8m3ZACtijJPxvlYOrPuVvOOJQrdaR0eEH3iCX+Om7PYA2Q1+8Xx0J/NwPNDKck= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1766085861; c=relaxed/simple; bh=ZJ0IssI4zNzaruHS9OTE6D+AnYa3QijDEC/j1EyBmMc=; h=Date:In-Reply-To:Mime-Version:References:Message-ID:Subject:From: To:Cc:Content-Type; b=AzEDaGQY5awDzgSiqc9hRtP4G2WrY0NfziEgGqNQpQ5X3css5O4njnB/suN8zmTB98s4c9DOcHglZW5KWe9LJgXtbsaasga4CiiAUb6SETYWVrAhTp5PVf/5OIPjk4GTh1UdHezOHmRDcq/GWkpuPtf7F3oz7CyOq00F2XEf178= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=google.com; spf=pass smtp.mailfrom=flex--royluo.bounces.google.com; dkim=pass (2048-bit key) header.d=google.com header.i=@google.com header.b=fqX5XZFR; arc=none smtp.client-ip=209.85.215.202 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=google.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=flex--royluo.bounces.google.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=google.com header.i=@google.com header.b="fqX5XZFR" Received: by mail-pg1-f202.google.com with SMTP id 41be03b00d2f7-b99763210e5so1775337a12.3 for ; Thu, 18 Dec 2025 11:24:19 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=20230601; t=1766085859; x=1766690659; darn=vger.kernel.org; h=cc:to:from:subject:message-id:references:mime-version:in-reply-to :date:from:to:cc:subject:date:message-id:reply-to; bh=+1jAO5OkFctgjgvLFeR5GZWAlUuaUk1lRHaPxMi+Zmg=; b=fqX5XZFR2Exv4h7zjp84UbjHg8WqM7habiWbNBnMynglHWHDhGevqmGZBJ6jAMUSLI uEk2TLAKm0o6ArfF9ZLP0oWtMwarPnjFjhfhIGbD1YXtaLEDo0JQl/ETJk53TyPOOGeF 14/VrwwbKqCQFsRQLCPKy8vzKvK3GOcLgQhDPDNcDsifsFl/qbItWtp0r+0RsJ9DYDMA RmFeK09F6eXTCxQpkcnvZV5Mc13+OgdanOjCbMh6Pa75M9jNkxlMWoryx2YBVIPzjbQr qF4H8BAcp0F2tBzMm07v9H9tGdYNpqpgjHCgqHrFZHCHQdWUZahTrtcizOHXVhGrRDWx ideA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1766085859; x=1766690659; h=cc:to:from:subject:message-id:references:mime-version:in-reply-to :date:x-gm-message-state:from:to:cc:subject:date:message-id:reply-to; bh=+1jAO5OkFctgjgvLFeR5GZWAlUuaUk1lRHaPxMi+Zmg=; b=DGXcs8R8C0hN8WU4diMhxczoqLYzAAFHbNU+ku2Jz6KvfIgaQcsdqHyflzhg5Dt3BO 6O3bdAUI5vJuWv3mszg8jUnEe3AK3hD5E4cLxcpRXLEs//BGbP3RuHENhitDtir9neOF LDdWbTYftPpdaHJBw2HGSrDjlri0zyOG4+cD8wBVeUjDNWNam7MyiPoe/l+HKy849jvS wj9udoCIJRy6IM4QSMdA9/EzxvDyFKUIO85ChedmSzo5YLP6kSbAM+/EGPa8peHdAqsc PVchqte+G3iwjbs9f/QrF5QqV7UK/hXsaW8L1QKjjWp64zv746MFpDMqsnFXLxtHPrmz 3SFQ== X-Forwarded-Encrypted: i=1; AJvYcCWHxOZ2ZYw0+VTb2gk1Es3UBLL2XsE32Nl8JWEmzp66US31koZQAdSWTzsrYth/a5rTtaCVJO77I63L8FI=@vger.kernel.org X-Gm-Message-State: AOJu0YySabEn6s1IYGP9Q2fJZ82bb6KwaC4MF2gS1Bt2SmMG6gxLZYZG 0dEkSmAn/xItZjnhLgPYg5ucjt76j3vCtYgbuJZi2etCmMg7ewJ+OHzzv7z6dDHWFSOEGRitiaG jSOichw== X-Google-Smtp-Source: AGHT+IGKOqN4k5awIv9aD0au2NSr+t5mWfUOKpwiwuv/7H24jzBLzxLGFSCpv0hVhDHUb1AeXCYKsxKfli0= X-Received: from dybcq12.prod.google.com ([2002:a05:7300:a10c:b0:2ac:20c:bf8c]) (user=royluo job=prod-delivery.src-stubby-dispatcher) by 2002:a05:7300:80c2:b0:2ae:4be1:db4a with SMTP id 5a478bee46e88-2b05ec02ff2mr657714eec.12.1766085858827; Thu, 18 Dec 2025 11:24:18 -0800 (PST) Date: Thu, 18 Dec 2025 19:23:10 +0000 In-Reply-To: <20251218-controller-v10-0-4047c9077274@google.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: Mime-Version: 1.0 References: <20251218-controller-v10-0-4047c9077274@google.com> X-Developer-Key: i=royluo@google.com; a=ed25519; pk=nTq1n8WcJActRWe1s8jdcy+TzpTK4a+IYRCIWvQfq5k= X-Developer-Signature: v=1; a=ed25519-sha256; t=1766085855; l=6350; i=royluo@google.com; s=20251120; h=from:subject:message-id; bh=ZJ0IssI4zNzaruHS9OTE6D+AnYa3QijDEC/j1EyBmMc=; b=PUcZ6OJ1RjmFb8tXgV1sVQsHGGvEo3Vv97eXtlWAeK+4DWJG4ONarYEEtU583jdkdfYW4ozIu KmN/hpnsEVoD6SYnoemAwX00Y0hxKWMqP/Qa8iQTxc+vbq9/mm4lhFj X-Mailer: b4 0.14.2 Message-ID: <20251218-controller-v10-1-4047c9077274@google.com> Subject: [PATCH v10 1/2] dt-bindings: usb: dwc3: Add Google Tensor G5 DWC3 From: Roy Luo To: Greg Kroah-Hartman , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Peter Griffin , "=?utf-8?q?Andr=C3=A9_Draszik?=" , Tudor Ambarus , Thinh Nguyen , Philipp Zabel Cc: Badhri Jagan Sridharan , Doug Anderson , linux-usb@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-samsung-soc@vger.kernel.org, Joy Chakraborty , Naveen Kumar , Roy Luo , Krzysztof Kozlowski Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Document the device tree bindings for the DWC3 USB controller found in Google Tensor SoCs, starting with the G5 generation (codename: laguna). The Tensor G5 silicon represents a complete architectural departure from previous generations (like gs101), including entirely new clock/reset schemes, top-level wrapper and register interface. Consequently, existing Samsung/Exynos DWC3 USB bindings are incompatible, necessitating this new device tree binding. The USB controller on Tensor G5 is based on Synopsys DWC3 IP and features Dual-Role Device single port with hibernation support. Reviewed-by: Krzysztof Kozlowski Signed-off-by: Roy Luo --- .../devicetree/bindings/usb/google,lga-dwc3.yaml | 140 +++++++++++++++++= ++++ MAINTAINERS | 1 + 2 files changed, 141 insertions(+) diff --git a/Documentation/devicetree/bindings/usb/google,lga-dwc3.yaml b/D= ocumentation/devicetree/bindings/usb/google,lga-dwc3.yaml new file mode 100644 index 0000000000000000000000000000000000000000..95be84c843f5da0e80ef5ef1ac9= 193019b5eb2a0 --- /dev/null +++ b/Documentation/devicetree/bindings/usb/google,lga-dwc3.yaml @@ -0,0 +1,140 @@ +# SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause) +# Copyright (c) 2025, Google LLC +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/usb/google,lga-dwc3.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Google Tensor Series G5 (Laguna) DWC3 USB SoC Controller + +maintainers: + - Roy Luo + +description: + Describes the DWC3 USB controller block implemented on Google Tensor SoC= s, + starting with the G5 generation (laguna). Based on Synopsys DWC3 IP, the + controller features Dual-Role Device single port with hibernation add-on. + +properties: + compatible: + const: google,lga-dwc3 + + reg: + items: + - description: Core DWC3 IP registers. + + interrupts: + items: + - description: Core DWC3 interrupt. + - description: High speed power management event for remote wakeup. + - description: Super speed power management event for remote wakeup. + + interrupt-names: + items: + - const: core + - const: hs_pme + - const: ss_pme + + clocks: + items: + - description: Non-sticky module clock. + - description: Sticky module clock. + + clock-names: + items: + - const: non_sticky + - const: sticky + + resets: + items: + - description: Non-sticky module reset. + - description: Sticky module reset. + - description: DRD bus reset. + - description: Top-level reset. + + reset-names: + items: + - const: non_sticky + - const: sticky + - const: drd_bus + - const: top + + power-domains: + items: + - description: Power switchable domain, the child of top domain. + Turning it on puts the controller into full power state, + turning it off puts the controller into power gated state. + - description: Top domain, the parent of power switchable domain. + Turning it on puts the controller into power gated state, + turning it off completely shuts off the controller. + + power-domain-names: + items: + - const: psw + - const: top + + iommus: + maxItems: 1 + + google,usb-cfg-csr: + description: + A phandle to a syscon node used to access the USB configuration + registers. These registers are the top-level wrapper of the USB + subsystem and provide control and status for the integrated USB + controller and USB PHY. + $ref: /schemas/types.yaml#/definitions/phandle-array + items: + - items: + - description: phandle to the syscon node. + - description: USB host controller configuration register offset. + - description: USB custom interrrupts control register offset. + +required: + - compatible + - reg + - interrupts + - interrupt-names + - clocks + - clock-names + - resets + - reset-names + - power-domains + - power-domain-names + - google,usb-cfg-csr + +allOf: + - $ref: snps,dwc3-common.yaml# + +unevaluatedProperties: false + +examples: + - | + #include + #include + soc { + #address-cells =3D <2>; + #size-cells =3D <2>; + + usb@c400000 { + compatible =3D "google,lga-dwc3"; + reg =3D <0 0x0c400000 0 0xd060>; + interrupts =3D , + , + ; + interrupt-names =3D "core", "hs_pme", "ss_pme"; + clocks =3D <&hsion_usbc_non_sticky_clk>, <&hsion_usbc_sticky_= clk>; + clock-names =3D "non_sticky", "sticky"; + resets =3D <&hsion_resets_usbc_non_sticky>, <&hsion_resets_usb= c_sticky>, + <&hsion_resets_usb_drd_bus>, <&hsion_resets_usb_top>; + reset-names =3D "non_sticky", "sticky", "drd_bus", "top"; + power-domains =3D <&hsio_n_usb_psw>, <&hsio_n_usb>; + power-domain-names =3D "psw", "top"; + phys =3D <&usb_phy 0>; + phy-names =3D "usb2-phy"; + snps,quirk-frame-length-adjustment =3D <0x20>; + snps,gfladj-refclk-lpm-sel-quirk; + snps,incr-burst-type-adjustment =3D <4>; + google,usb-cfg-csr =3D <&usb_cfg_csr 0x0 0x20>; + }; + }; +... diff --git a/MAINTAINERS b/MAINTAINERS index 5b11839cba9de1e9e43f63787578edd8c429ca39..5c8fbbb63c610d4d01ed4d78b16= 32774603eeaa4 100644 --- a/MAINTAINERS +++ b/MAINTAINERS @@ -10722,6 +10722,7 @@ P: Documentation/process/maintainer-soc-clean-dts.r= st C: irc://irc.oftc.net/pixel6-kernel-dev F: Documentation/devicetree/bindings/clock/google,gs101-clock.yaml F: Documentation/devicetree/bindings/soc/google/google,gs101-pmu-intr-gen.= yaml +F: Documentation/devicetree/bindings/usb/google,lga-dwc3.yaml F: arch/arm64/boot/dts/exynos/google/ F: drivers/clk/samsung/clk-gs101.c F: drivers/soc/samsung/gs101-pmu.c --=20 2.52.0.322.g1dd061c0dc-goog