From nobody Tue Feb 10 14:33:06 2026 Received: from mail-wm1-f42.google.com (mail-wm1-f42.google.com [209.85.128.42]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 464AF378323 for ; Wed, 17 Dec 2025 13:52:35 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.42 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1765979559; cv=none; b=djfq4Msi/14UvGwJgwpeJ0sj6ThW7SWwSajf3Iu3PTUR+Ho+QNOEJXJ3NL2z6iJUBXdX76y8L1d0dHuVReO+A0lcj0KeaepXOqeTkeJJOH1ldsbPzelnlRo8ChFg0SF4PoFW0j0l3OSJBWRqxWTp/D3u1dRupAVWjnGcNpvWTOI= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1765979559; c=relaxed/simple; bh=aJfLLPMUp+evG2AodbfJkm/nqB5l1BtlKMvcSM3zLIY=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=VX8AZbJam1KnJAIG2Hjc5zCidzpS4E+6A9c1epvuQyezYlaRxL+mUXJlwcl8Do/fHolD8uhU5wYc0Z9BZaEks/CQTUH48yyJ1ncoo6WVZ8BXiYdTqcBoqx6kHdQeFeZQinITHJhlA34a5tspakENPRNo1iH+AVBvuU95IfHSvLA= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=tuxon.dev; spf=pass smtp.mailfrom=tuxon.dev; dkim=pass (2048-bit key) header.d=tuxon.dev header.i=@tuxon.dev header.b=erR89aGM; arc=none smtp.client-ip=209.85.128.42 Authentication-Results: smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=tuxon.dev Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=tuxon.dev Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=tuxon.dev header.i=@tuxon.dev header.b="erR89aGM" Received: by mail-wm1-f42.google.com with SMTP id 5b1f17b1804b1-4779cb0a33fso69065855e9.0 for ; Wed, 17 Dec 2025 05:52:35 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=tuxon.dev; s=google; t=1765979553; x=1766584353; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=XPB2Urq/Z3LIE8SZWsDGvZUfi7e7of7RJ2VsMzFAP2M=; b=erR89aGMZHrmCesFJKhvjqTaBk8VOVAQHRX3YrWGZebjFQbArAgjpkQUxYa2USD7Rc NiR01UIHgEjN49iKFq0NcTK1t6iIPICYBsWMQOBlKwiVIjEtDtzb18JOIVXvhPki4AuT 6bZ8ES9vmG/WIToWIC+wdPOaAWONWeODAhsr2CfNl7SOzvO9TvMRFsKhbEIko0Q2uckT 4WI/MrM16dZzU6ecn5x0yXR51+NOIVIJsyqb8GS4cIkRMDr99uLPKIVTs8/n/CZfS2+q cKXAaZLcwSepAV8yDImKM7V8MWBgcgHB6NLqzF/8jiMWXoofjZj5Z3Iwz7rDHaNt7whT IU9A== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1765979553; x=1766584353; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=XPB2Urq/Z3LIE8SZWsDGvZUfi7e7of7RJ2VsMzFAP2M=; b=ZBvsptPYjSisYOOSwH/hjTS8fXHU3/ghfXh3VwVD0bU5UHcQGXqLNJP9xe6TEUD/FS lxJpMnb5YpEtr04KyZknuthDv2W53OZqZiEVqWpN+b4uEw8+pMpGqS/al43f+Ji+YOqJ KuTiqyYyn2b7vCavMkxfNfN6ZxRHgZrVehkP5kV1mZhlzgQ8yeVIAq+MpZH3owP2jDn2 6xaIhIr05V9/TyKIIW2R8qGYgp/EZFmVMIUhOG5ammxDTDch7T3YUzviif0EyGWggW6c 2kCiR/YOWQOHCXzLVzY97ZTJG1Hz0Y6jTFKBLkwfOu7qaQVgadc7Nyd+/sI/s19yHWCs DKwQ== X-Forwarded-Encrypted: i=1; AJvYcCXJ3H4CQ7bYzFqvuZ+yCIf2UTeuEwh6FDAvb8ukbpxS8Ttl+A2j9SWnOq5o4pRPcVdtaGKEU2tQXH/KCfU=@vger.kernel.org X-Gm-Message-State: AOJu0Yyz6XZRB/C8VHfj+r8YetUHVYyI4Mt5m1ZGahlNVCM198WBops0 vaeMr2GoWBn1T0bpQ7FqC3wi3OQh55jIGYM3iZNPHHDf06vXZlPIK4dFGk1P9dLE591up7L7JAT sHaO5 X-Gm-Gg: AY/fxX75o1/P4/EYEa+VIkP+PbHcFkQimzxu7ga0/8IgRw0ALOX4+nyzP502GiFtNBz znjo/iAKF8K+GriUYUfzAaQb9vHYaob0UrPsmSa7nxY6hZCUHYC/vbzaiVZwSIPpnxbS21PIDkX 8Ull5MCYI4vIyHMmkawnKwZpbf+16/ZnvwVrCfIAHsVaspCMXaHYnL3QtMvjJ3NIWATUJ7NiXgL /I6swHs98dtHWP01/jcvlQNYtlxuCvBG9JKWV7Jb0F/64RA9ioAA6fEYcHi/PVLH90SlpYdx6KT XlVytoXwKK5Zx9A6s1UKTEdJRpGsPftiPQL8gmM3OgJpkiT9herQpBfFsved+zL43+95/1A6nOR jaTjPqyu5GY0DzuN0ny5e2hxR6EcmC/knucXfqPIrJ1OV3AGfHqjrgWAEtiuiG1vmPTNKFjcM+N Rg7z34C/WkIsZtDzdE2w5yyVQqT9kKiSovczNJ69d4 X-Google-Smtp-Source: AGHT+IHqKzZqwnIzsTyyQU445sfL744bqhVDoPbK7zdfhdFeUrSmApoUq6VPEpF0T/JEjddI8072tw== X-Received: by 2002:a05:600c:8b61:b0:477:6d96:b3ca with SMTP id 5b1f17b1804b1-47a8f89b69fmr209961345e9.5.1765979553489; Wed, 17 Dec 2025 05:52:33 -0800 (PST) Received: from claudiu-X670E-Pro-RS.. ([82.78.167.134]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-4310adf701csm4508000f8f.42.2025.12.17.05.52.32 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 17 Dec 2025 05:52:33 -0800 (PST) From: Claudiu X-Google-Original-From: Claudiu To: vkoul@kernel.org, fabrizio.castro.jz@renesas.com, biju.das.jz@bp.renesas.com, geert+renesas@glider.be, prabhakar.mahadev-lad.rj@bp.renesas.com Cc: claudiu.beznea@tuxon.dev, dmaengine@vger.kernel.org, linux-kernel@vger.kernel.org, Claudiu Beznea Subject: [PATCH v5 6/6] dmaengine: sh: rz-dmac: Add device_{pause,resume}() callbacks Date: Wed, 17 Dec 2025 15:52:13 +0200 Message-ID: <20251217135213.400280-7-claudiu.beznea.uj@bp.renesas.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20251217135213.400280-1-claudiu.beznea.uj@bp.renesas.com> References: <20251217135213.400280-1-claudiu.beznea.uj@bp.renesas.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Claudiu Beznea Add support for device_{pause, resume}() callbacks. These are required by the RZ/G2L SCIFA driver. Signed-off-by: Claudiu Beznea --- Changes in v5: - used suspend capability of the controller to pause/resume the transfers drivers/dma/sh/rz-dmac.c | 35 +++++++++++++++++++++++++++++++++++ 1 file changed, 35 insertions(+) diff --git a/drivers/dma/sh/rz-dmac.c b/drivers/dma/sh/rz-dmac.c index c3035b94ef2c..e349ade1845f 100644 --- a/drivers/dma/sh/rz-dmac.c +++ b/drivers/dma/sh/rz-dmac.c @@ -135,6 +135,7 @@ struct rz_dmac { #define CHANNEL_8_15_COMMON_BASE 0x0700 =20 #define CHSTAT_ER BIT(4) +#define CHSTAT_SUS BIT(3) #define CHSTAT_EN BIT(0) =20 #define CHCTRL_CLRINTMSK BIT(17) @@ -827,6 +828,38 @@ static enum dma_status rz_dmac_tx_status(struct dma_ch= an *chan, return status; } =20 +static int rz_dmac_device_pause(struct dma_chan *chan) +{ + struct rz_dmac_chan *channel =3D to_rz_dmac_chan(chan); + u32 val; + + scoped_guard(spinlock_irqsave, &channel->vc.lock) { + val =3D rz_dmac_ch_readl(channel, CHCTRL, 1); + val |=3D CHCTRL_CLRSUS; + rz_dmac_ch_writel(channel, val, CHCTRL, 1); + } + + return read_poll_timeout_atomic(rz_dmac_ch_readl, val, + (val & CHSTAT_SUS), 1, 1024, false, + channel, CHSTAT, 1); +} + +static int rz_dmac_device_resume(struct dma_chan *chan) +{ + struct rz_dmac_chan *channel =3D to_rz_dmac_chan(chan); + u32 val; + + scoped_guard(spinlock_irqsave, &channel->vc.lock) { + val =3D rz_dmac_ch_readl(channel, CHCTRL, 1); + val &=3D ~CHCTRL_CLRSUS; + rz_dmac_ch_writel(channel, val, CHCTRL, 1); + } + + return read_poll_timeout_atomic(rz_dmac_ch_readl, val, + !(val & CHSTAT_SUS), 1, 1024, false, + channel, CHSTAT, 1); +} + /* * -----------------------------------------------------------------------= ------ * IRQ handling @@ -1164,6 +1197,8 @@ static int rz_dmac_probe(struct platform_device *pdev) engine->device_terminate_all =3D rz_dmac_terminate_all; engine->device_issue_pending =3D rz_dmac_issue_pending; engine->device_synchronize =3D rz_dmac_device_synchronize; + engine->device_pause =3D rz_dmac_device_pause; + engine->device_resume =3D rz_dmac_device_resume; =20 engine->copy_align =3D DMAENGINE_ALIGN_1_BYTE; dma_set_max_seg_size(engine->dev, U32_MAX); --=20 2.43.0