From nobody Sun Feb 8 03:58:20 2026 Received: from mail-wm1-f42.google.com (mail-wm1-f42.google.com [209.85.128.42]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 4E971341AD0 for ; Wed, 17 Dec 2025 08:09:06 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.42 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1765958948; cv=none; b=Az5yqB+6hSxl2TzUtvJxFqmK8QH7TEmxPCUsgZ4Mj1HAHMJCDGRiuvFPWL0djFuAcco43uBObPnXdqeqmguYVINfU87HzKiaGQY5vLsjI1EJYafhMLJqLJym+4uJvVu65brLgQ5AzP4ejKP1Azw+jzi1ziKS300mOHsJOKDshtQ= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1765958948; c=relaxed/simple; bh=teGjSeO2//jxel7lgj4m4mlRBfXDz8ZUiXqvHEVM9SM=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=FLa4hlPNUU08IZoHSJfGCnYTDtghvKgSRWusYbuT+QC1IDmagBTYFrPOVTGXrUNL8h4TBo5YwAf4A0G2xiRjdSg7mg5h/GQrsrAczX2TRKwVXHeE0LHIXy9LAafkcKpqq4DNbzkaEl3Qi0vF3Jg1WuSRRVsRntCIIujbqax5MTg= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=I6sFGfYL; arc=none smtp.client-ip=209.85.128.42 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="I6sFGfYL" Received: by mail-wm1-f42.google.com with SMTP id 5b1f17b1804b1-4779cb0a33fso64859745e9.0 for ; Wed, 17 Dec 2025 00:09:05 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1765958944; x=1766563744; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=/LVF5aHC+kNGWsjnPASPozbIVCRyZHBLtnFy/MbPGkI=; b=I6sFGfYLJ+t6ss1M/UyaqilaUr5BZxO+PmiqxcGJQ67WT/r3X4cGUAdEkOFKW/OOXc U0IbFaYV45GVUEgVcITN9gMZl3fFMolcLZSfjUV5I/rKw89jIyxbmJEaLN6Btx9zxoqI SLG2MDtj1T53+rY8LSvzcZSijXuc48i0wLG6Znz2UlsIGkw1fFHxOIq1iQToY2H1LN01 KMZ+RZDdxaJBkXfDi9mtcBEscn4+tBJQeFMl6HnkR+5Ot27SgIIiQZw/dlN25Jo65sjR 0KpHRMrIHNjigakgd3TfbrcpQx1OCIDiybS4C0cIdJAGpIgl0OVp4PdWSZt11nA7U0sS qzEQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1765958944; x=1766563744; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=/LVF5aHC+kNGWsjnPASPozbIVCRyZHBLtnFy/MbPGkI=; b=jBCAjWIMMrBNGSzkEhJPvaNmkzPZWnW/M+ewU3ChgEm6vpHFlk8LrFIzCkP4yMZenh wYfZDD1obUZqZLMuSLfkgWW30NRxNMRh7dBgzKuN0vrKxIwAjh30HTQDYSalY+j3mUBf ROMuXG2IsAVClgY3anagdHwpx6oDkQKg6V8m8cf2+KC/B9QbzCrKiXS0XAQ6YUiBW5Vj 0R2fZG0TH6zmKImqcMGFiEceIkytgIgj/p314voGoaDMYiYWF4SuZk7fq982r0cTlOgK Q9sLK5l5254Ix9iyl3IH6FiLIguKF77g39I9khzY8yqJyiiMjeZsVA+mk/pRRS5WusNP WMAg== X-Gm-Message-State: AOJu0Yx6c79zX5lzhq3q0ugSbIwnBP2XYwiGqwe0gtsscHbmAowDbB/1 hZGb44n+1uq1N3aGAWI7RfU/Qc4xv+zhY0tMq7LD4vf4a+f1o96oA1ogNUxduQ== X-Gm-Gg: AY/fxX5CBSvYr6bwP6UWVywThjQX+lV/0mjWxcRI22Vg11wZY4g7FtLoqUKxh/vdPST UsRXqJrgL/zlNgQxEjAhggewd4D4uPTP9mRbJRCEMJcKZZrKJBOl3gxbWaZDEO/sMKj1is9d8om DKqLxr81jTRiRxkVML2dR59N+QupsqnjYRHoPKZJ8aEzktMaRJrdGGZDbcQmbGT0vEolrtZNNI/ F87XONZAe/KJqDjXpeb1N6Bsj9VxFj2GPMPij1xUkPhzWHyvUuVKBvPx3FUJS4VsH1PG+4kwH3l ZtLY5vhBiXNjgghHZOy5Bcx1g5m2a10wFsReIREDJGbRYuzxciHyrwGY1BnqKtNGivYVMoroPcz qs2Z7l1DHyC/1CYgkIcqAsVSiIawsmdk3tMLT0KdnY9XzBR+Flga9l1kTS1oCA9eB6Sjqy/cDpW QFPaK6qi7VqbjGCPgBTELIif9OwU7DfIQOuIjzYjUEl3sTHFf2F0svQls/MQZGOAmR X-Google-Smtp-Source: AGHT+IG82/FX7K47bFBuMA9at1JE+WAYs0tp/kZ7s/WyR9nx0jG1HlR6wKqpb9YQ5gRQ9ks2yeYy2Q== X-Received: by 2002:a05:600c:1908:b0:46e:7247:cbc0 with SMTP id 5b1f17b1804b1-47a8f904534mr174009255e9.18.1765958943573; Wed, 17 Dec 2025 00:09:03 -0800 (PST) Received: from localhost (brnt-04-b2-v4wan-170138-cust2432.vm7.cable.virginm.net. [94.175.9.129]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-47bd992b915sm24560625e9.11.2025.12.17.00.09.02 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 17 Dec 2025 00:09:02 -0800 (PST) From: Stafford Horne To: LKML Cc: Linux OpenRISC , Stafford Horne , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Jonas Bonn , Stefan Kristiansson , devicetree@vger.kernel.org Subject: [PATCH v2 2/5] openrisc: dts: Add de0 nano config and devicetree Date: Wed, 17 Dec 2025 08:08:28 +0000 Message-ID: <20251217080843.70621-3-shorne@gmail.com> X-Mailer: git-send-email 2.51.0 In-Reply-To: <20251217080843.70621-1-shorne@gmail.com> References: <20251217080843.70621-1-shorne@gmail.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" The de0 nano from Terasic is an FPGA board that we use in the OpenRISC community to test OpenRISC configurations. Add a base configuration for the board that runs an OpenRISC CPU at 50Mhz with 32MB ram, UART for console and some GPIOs for LEDs and switches. There is an older version of this floating around that defines all of the hardware on the board including SPI's, flash devices, sram, ADCs etc. Eventually it would be good to get the full version upstream but for now I think a minimal board is good to start with. Link: https://openrisc.io/tutorials/de0_nano/ Link: https://github.com/olofk/de0_nano Signed-off-by: Stafford Horne --- arch/openrisc/boot/dts/de0-nano-common.dtsi | 41 +++++++++++ arch/openrisc/boot/dts/de0-nano.dts | 54 ++++++++++++++ arch/openrisc/configs/de0_nano_defconfig | 79 +++++++++++++++++++++ 3 files changed, 174 insertions(+) create mode 100644 arch/openrisc/boot/dts/de0-nano-common.dtsi create mode 100644 arch/openrisc/boot/dts/de0-nano.dts create mode 100644 arch/openrisc/configs/de0_nano_defconfig diff --git a/arch/openrisc/boot/dts/de0-nano-common.dtsi b/arch/openrisc/bo= ot/dts/de0-nano-common.dtsi new file mode 100644 index 000000000000..421c366d120e --- /dev/null +++ b/arch/openrisc/boot/dts/de0-nano-common.dtsi @@ -0,0 +1,41 @@ +// SPDX-License-Identifier: GPL-2.0 + +#include +#include + +/ { + memory@0 { + device_type =3D "memory"; + reg =3D <0x00000000 0x02000000>; + }; + + leds: leds { + compatible =3D "gpio-leds"; + status =3D "okay"; + led-heartbeat { + gpios =3D <&gpio0 0 GPIO_ACTIVE_HIGH>; + color =3D ; + function =3D LED_FUNCTION_HEARTBEAT; + linux,default-trigger =3D "heartbeat"; + label =3D "heartbeat"; + }; + }; + + gpio0: gpio@91000000 { + compatible =3D "opencores,gpio", "brcm,bcm6345-gpio"; + reg =3D <0x91000000 0x1>, <0x91000001 0x1>; + reg-names =3D "dat", "dirout"; + gpio-controller; + #gpio-cells =3D <2>; + status =3D "okay"; + }; + + gpio1: gpio@92000000 { + compatible =3D "opencores,gpio", "brcm,bcm6345-gpio"; + reg =3D <0x92000000 0x1>, <0x92000001 0x1>; + reg-names =3D "dat", "dirout"; + gpio-controller; + #gpio-cells =3D <2>; + status =3D "disabled"; + }; +}; diff --git a/arch/openrisc/boot/dts/de0-nano.dts b/arch/openrisc/boot/dts/d= e0-nano.dts new file mode 100644 index 000000000000..06c9b0b2406e --- /dev/null +++ b/arch/openrisc/boot/dts/de0-nano.dts @@ -0,0 +1,54 @@ +// SPDX-License-Identifier: GPL-2.0 + +/dts-v1/; + +#include "de0-nano-common.dtsi" + +/ { + model =3D "Terasic DE0 Nano"; + compatible =3D "opencores,or1ksim"; + #address-cells =3D <1>; + #size-cells =3D <1>; + interrupt-parent =3D <&pic>; + + aliases { + uart0 =3D &serial0; + }; + + chosen { + bootargs =3D "earlycon"; + stdout-path =3D "uart0:115200"; + }; + + cpus { + #address-cells =3D <1>; + #size-cells =3D <0>; + cpu@0 { + compatible =3D "opencores,or1200-rtlsvn481"; + reg =3D <0>; + clock-frequency =3D <50000000>; + }; + }; + + /* + * OR1K PIC is built into CPU and accessed via special purpose + * registers. It is not addressable and, hence, has no 'reg' + * property. + */ + pic: pic { + compatible =3D "opencores,or1k-pic"; + #interrupt-cells =3D <1>; + interrupt-controller; + }; + + serial0: serial@90000000 { + compatible =3D "opencores,uart16550-rtlsvn105", "ns16550a"; + reg =3D <0x90000000 0x100>; + interrupts =3D <2>; + clock-frequency =3D <50000000>; + }; +}; + +&gpio1 { + status =3D "okay"; +}; diff --git a/arch/openrisc/configs/de0_nano_defconfig b/arch/openrisc/confi= gs/de0_nano_defconfig new file mode 100644 index 000000000000..bc63905f9cd8 --- /dev/null +++ b/arch/openrisc/configs/de0_nano_defconfig @@ -0,0 +1,79 @@ +CONFIG_SYSVIPC=3Dy +CONFIG_NO_HZ=3Dy +CONFIG_LOG_BUF_SHIFT=3D14 +CONFIG_BLK_DEV_INITRD=3Dy +# CONFIG_RD_GZIP is not set +# CONFIG_RD_LZMA is not set +# CONFIG_RD_LZO is not set +# CONFIG_RD_LZ4 is not set +# CONFIG_RD_ZSTD is not set +CONFIG_EXPERT=3Dy +# CONFIG_EPOLL is not set +# CONFIG_TIMERFD is not set +# CONFIG_EVENTFD is not set +# CONFIG_AIO is not set +CONFIG_BUILTIN_DTB_NAME=3D"de0-nano" +# CONFIG_FPU is not set +CONFIG_HZ_100=3Dy +# CONFIG_BLOCK is not set +CONFIG_SLUB_TINY=3Dy +# CONFIG_COMPAT_BRK is not set +# CONFIG_VM_EVENT_COUNTERS is not set +CONFIG_NET=3Dy +CONFIG_UNIX=3Dy +CONFIG_UNIX_DIAG=3Dy +CONFIG_INET=3Dy +CONFIG_IP_MULTICAST=3Dy +CONFIG_INET_UDP_DIAG=3Dy +CONFIG_INET_RAW_DIAG=3Dy +CONFIG_INET_DIAG_DESTROY=3Dy +# CONFIG_IPV6 is not set +CONFIG_DEVTMPFS=3Dy +CONFIG_DEVTMPFS_MOUNT=3Dy +# CONFIG_PREVENT_FIRMWARE_BUILD is not set +# CONFIG_FW_LOADER is not set +# CONFIG_INPUT is not set +# CONFIG_SERIO is not set +# CONFIG_VT is not set +# CONFIG_LEGACY_PTYS is not set +CONFIG_SERIAL_8250=3Dy +CONFIG_SERIAL_8250_CONSOLE=3Dy +CONFIG_SERIAL_OF_PLATFORM=3Dy +# CONFIG_HW_RANDOM is not set +CONFIG_PPS=3Dy +CONFIG_GPIO_SYSFS=3Dy +# CONFIG_GPIO_SYSFS_LEGACY is not set +CONFIG_GPIO_GENERIC_PLATFORM=3Dy +# CONFIG_HWMON is not set +# CONFIG_USB_SUPPORT is not set +CONFIG_NEW_LEDS=3Dy +CONFIG_LEDS_CLASS=3Dy +CONFIG_LEDS_GPIO=3Dy +CONFIG_LEDS_TRIGGERS=3Dy +CONFIG_LEDS_TRIGGER_TIMER=3Dy +CONFIG_LEDS_TRIGGER_ONESHOT=3Dy +CONFIG_LEDS_TRIGGER_HEARTBEAT=3Dy +CONFIG_LEDS_TRIGGER_CPU=3Dy +CONFIG_LEDS_TRIGGER_ACTIVITY=3Dy +CONFIG_LEDS_TRIGGER_GPIO=3Dy +CONFIG_LEDS_TRIGGER_DEFAULT_ON=3Dy +CONFIG_LEDS_TRIGGER_TRANSIENT=3Dy +CONFIG_LEDS_TRIGGER_PANIC=3Dy +CONFIG_LEDS_TRIGGER_NETDEV=3Dy +CONFIG_LEDS_TRIGGER_PATTERN=3Dy +CONFIG_LEDS_TRIGGER_TTY=3Dy +# CONFIG_VIRTIO_MENU is not set +# CONFIG_VHOST_MENU is not set +# CONFIG_DNOTIFY is not set +CONFIG_TMPFS=3Dy +# CONFIG_XZ_DEC_X86 is not set +# CONFIG_XZ_DEC_POWERPC is not set +# CONFIG_XZ_DEC_ARM is not set +# CONFIG_XZ_DEC_ARMTHUMB is not set +# CONFIG_XZ_DEC_ARM64 is not set +# CONFIG_XZ_DEC_SPARC is not set +# CONFIG_XZ_DEC_RISCV is not set +CONFIG_PRINTK_TIME=3Dy +# CONFIG_DEBUG_MISC is not set +# CONFIG_FTRACE is not set +# CONFIG_RUNTIME_TESTING_MENU is not set --=20 2.51.0