From nobody Fri Dec 19 05:26:51 2025 Received: from mail-wm1-f43.google.com (mail-wm1-f43.google.com [209.85.128.43]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 79A0D33BBCD for ; Wed, 17 Dec 2025 07:50:21 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.43 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1765957823; cv=none; b=pPI+jLbd40f37fQVeCS1uyGhTiHsB1e532D0MzqCQoMRy2A063WlrU00itSx6BSnklA/RaVt8y5yYwPdAGkQGoskTXpylSR2FYs8QHpxRXWttEh58bbkixifiVIZtITU9WQlO+AOMMe0z08xrxSZelkh1mtF9PXrYrhJSfrModA= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1765957823; c=relaxed/simple; bh=rRE+Pn6uRjeIMKhh5F8RB2UlR4gSdwImg4JvNVWYId0=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=c60Uuk+SPyleShqOY8comIxR7hIuijWzNd16NzmjubeiPcp11JdEtk1oL+WSLzLEPGdTVuCDN9yNCOUlr/0fi/FweZ0BCh7fMvuLDQy6fsflua5V80iZz7Qe7231pk13qEcK0eQsWlE7TAeCBaztKJsXjHSYRBG07/33wJXfohw= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=VXTNWBt7; arc=none smtp.client-ip=209.85.128.43 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="VXTNWBt7" Received: by mail-wm1-f43.google.com with SMTP id 5b1f17b1804b1-477ba2c1ca2so59864845e9.2 for ; Tue, 16 Dec 2025 23:50:21 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1765957820; x=1766562620; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=4cI6o8go+UXL/S5TqQXusywCs+KEzzJC/G+A907W08g=; b=VXTNWBt7ds+4RtgsA2e/Xe9hkG2AUuB7OFXtmQ3k+Go8hKRJ3XJtoely6IKdVbd7Cd ME3Y8AEfSi20WvdfC5XqlwfQI9/m0pPvZX32Oaa7muGUZyZ4w1MzZnxXLeNbjVhf4snx BOE0YwXLEEraevD6d/TYDfpuQ/cft6SQ3owokz5QKt/ilm8bNFxiSHcAnmOZm0pfPIPs ifr9dk8geHJp2aNVI39VWXVj+tZths2MwBnt/c6f2Y5W0rqjJnJn7TplBb3eHpu/0r+/ inOEal8INVNEBnumvrwddvEknOSuati6x3QvyflYf3qn0wjRHwpeQgHCQGidN4ACeZDT d1Ig== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1765957820; x=1766562620; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=4cI6o8go+UXL/S5TqQXusywCs+KEzzJC/G+A907W08g=; b=eKXKKfOEPeu4HfpdJ5Um0mQw97WxI15dfs5HoJkxGWWpIgQWgeW4yzcJbSOHXTxajU opxa8WOC0FRiU7HFitlRwkyEeJjx2TrBr5fK72hRtEC9ItMmCj6eaJBvPinyzjVP0WKC 2EMAAUz2YO7Ra3IRuB3PkjVPqDddGNlcVLHRdpoLpzUIG2rBljZ4s65T9YEt/q2JGH7s kQulPXKT02Zmt+WHu3Zd3pIP+zDKQ0ZdLsHnwodSfG8gr9DKObSRhZkeJB4qvwJjKtv9 4clAp5iybJCpc71BIyFIMd8aIGR5/0kDVtexCR30tS7pfUoxzo1I0NY7A61Ot15z3Doi w0sQ== X-Forwarded-Encrypted: i=1; AJvYcCUecIaO8w5x+dCYq+8dHO+rroQOfLqyrQ/QTaaeV5rGTXKE7JrtBIwNJvB5slOzLmRBuCg77pCVyWYFuLg=@vger.kernel.org X-Gm-Message-State: AOJu0Yz5BTdysme0jcOeHhzor88gaMtPi0LP6Q43yIkIrensQFZE0dpV BndlxU6lmaZZTOuwc+bTm7VfSci9fg0jXIYXFxMtuls/wLzB/BDB8Qp+ZpjHMffHEFU= X-Gm-Gg: AY/fxX60ei3VWDe/1Rg7R2RrxpobHoslZm+TRZ+5oXf4Tof7Ktdu4BpNXzHPwKI5JY+ 6K34fCDiY1vRECrgqFsI7nohn699XwytyoH1QBqqsrLS0lsSPKP8vM5B+QYC6klf/Q31N99sQ0+ ehxO03B6tqE2Xcq4zyidL5SjJj7C9m40itIrtHusy3yzNLdiCJl6UGFXwSkLdkrJn+BpFZyF1+c 4VB0UuNwq7VEr28wECb64SnuHyhy/00tuC/A1PbL9Odxc7FjJcVIDeFolhH7AFKmYBSVt1D/c+v mZEIxtWik37hDtXyOduO+bwFZEgRurqKRfvW4JOmsei6as1tv6/vUduYXah1JGN89Brb3SLzGCH 4vT1MCsD1BWpMCP0N72yatofeVkkLSeuz1vuQPgYIZtOuVI/e4Na6mbcER3XNL9dUMJuuZwWdWA c43l4CS13JIFaHdEOr/6a8dWD3T2EaBps= X-Google-Smtp-Source: AGHT+IHUt4H0d4IVMI4vL/GyjK6b+P3BJ1v53Cknxck8AjlUtvfUSe1tsqrmrYziamrC2AoPcIxuOA== X-Received: by 2002:a05:600c:4595:b0:479:3a87:2092 with SMTP id 5b1f17b1804b1-47a8f9145edmr164663625e9.36.1765957819748; Tue, 16 Dec 2025 23:50:19 -0800 (PST) Received: from mai.box.freepro.com ([2a05:6e02:1041:c10:37e6:ed62:3c8b:2621]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-47bdc1edff5sm26094315e9.14.2025.12.16.23.50.18 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 16 Dec 2025 23:50:19 -0800 (PST) From: Daniel Lezcano To: wbg@kernel.org, robh@kernel.org, conor+dt@kernel.org, krzk+dt@kernel.org Cc: s32@nxp.com, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-iio@vger.kernel.org, Maxime Coquelin , Alexandre Torgue , linux-stm32@st-md-mailman.stormreply.com (moderated list:ARM/STM32 ARCHITECTURE), linux-arm-kernel@lists.infradead.org (moderated list:ARM/STM32 ARCHITECTURE) Subject: [PATCH v3 2/3] dt-bindings: counter: Add NXP System Timer Module Counter Date: Wed, 17 Dec 2025 08:49:56 +0100 Message-ID: <20251217075000.2592966-3-daniel.lezcano@linaro.org> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20251217075000.2592966-1-daniel.lezcano@linaro.org> References: <20251217075000.2592966-1-daniel.lezcano@linaro.org> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Add the System Timer Module description found on the NXP s32 platform when it is used as a counter and the compatible for the s32g2 variant. Reviewed-by: Rob Herring (Arm) Signed-off-by: Daniel Lezcano --- .../bindings/counter/nxp,s32g2-stm-cnt.yaml | 64 +++++++++++++++++++ 1 file changed, 64 insertions(+) create mode 100644 Documentation/devicetree/bindings/counter/nxp,s32g2-stm= -cnt.yaml diff --git a/Documentation/devicetree/bindings/counter/nxp,s32g2-stm-cnt.ya= ml b/Documentation/devicetree/bindings/counter/nxp,s32g2-stm-cnt.yaml new file mode 100644 index 000000000000..4d42996f5ad3 --- /dev/null +++ b/Documentation/devicetree/bindings/counter/nxp,s32g2-stm-cnt.yaml @@ -0,0 +1,64 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/counter/nxp,s32g2-stm-cnt.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: NXP System Timer Module (STM) + +maintainers: + - Daniel Lezcano + +description: + The System Timer Module supports commonly required system and application + software timing functions. STM includes a 32-bit count-up timer and four + 32-bit compare channels with a separate interrupt source for each channe= l. + The counter is driven by the STM module clock divided by an 8-bit presca= le + value. + +properties: + compatible: + oneOf: + - const: nxp,s32g2-stm-cnt + - items: + - const: nxp,s32g3-stm-cnt + - const: nxp,s32g2-stm-cnt + + reg: + maxItems: 1 + + interrupts: + maxItems: 1 + + clocks: + items: + - description: Counter clock + - description: Module clock + - description: Register clock + + clock-names: + items: + - const: counter + - const: module + - const: register + +required: + - compatible + - reg + - interrupts + - clocks + - clock-names + +additionalProperties: false + +examples: + - | + #include + + timer@4011c000 { + compatible =3D "nxp,s32g2-stm-cnt"; + reg =3D <0x4011c000 0x3000>; + interrupts =3D ; + clocks =3D <&clks 0x3b>, <&clks 0x3c>, <&clks 0x3c>; + clock-names =3D "counter", "module", "register"; + }; --=20 2.43.0