From nobody Thu Dec 18 23:21:39 2025 Received: from AM0PR02CU008.outbound.protection.outlook.com (mail-westeuropeazon11013008.outbound.protection.outlook.com [52.101.72.8]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 0FCB52472A8; Wed, 17 Dec 2025 01:59:20 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=fail smtp.client-ip=52.101.72.8 ARC-Seal: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1765936762; cv=fail; b=PcbaMalm9c/jeJY+Gf9dALbvwrKh4As+WR4hflNZ5pwvwhaqgdwd8HHRLKry2DTs7SuMBocJAN78oUtVZP1JBXi2XcDLRuA13dmHDq6o5xysuJJAO8Kw93eaTgkLgXCT0EIE/NRYbMC+ff6LeNygW2fUyFKorRUa7C8VDU50p8Y= ARC-Message-Signature: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1765936762; c=relaxed/simple; bh=PvsKKXEnt7VFFdmbSve1kB+tpkIxytziyvL4rApzFlQ=; h=From:Date:Subject:Content-Type:Message-Id:References:In-Reply-To: To:Cc:MIME-Version; b=PgaPowpeKfubj/3q2xKyvKkB/zvi9O63POD0mOyVL7U8/d8D+pCEnUHMEa5pZudZeR3Vz+iABKhccqj3wqWcNCLgMfZ8Q4Q+5hk1sWcDqpjiLMLtbxMf68OwAaj9r0Cf/sXs0ruvRqPO7v9IfT+BIv9B2JJlC6Oq2LanhlUpjSw= ARC-Authentication-Results: i=2; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=oss.nxp.com; spf=pass smtp.mailfrom=oss.nxp.com; dkim=pass (2048-bit key) header.d=NXP1.onmicrosoft.com header.i=@NXP1.onmicrosoft.com header.b=TrtCf36w; arc=fail smtp.client-ip=52.101.72.8 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=oss.nxp.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.nxp.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=NXP1.onmicrosoft.com header.i=@NXP1.onmicrosoft.com header.b="TrtCf36w" ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=n/tfuml9gXO0iZsjD854dvLI7RaybYLoTzwIGpklYrUCS/sSJdGFtwdtq/ojJcdjxTZJxPRCXSuG/bpilnOTEcf3tz3xzPrRJU+TS++Dx6wBOMGEQv5QxbpRd98+lanevyFkAWR/MsHYQWKONsSip33ZnBdw0ZTGBq+M3rJPE5LsdLL2uL3jFIJrQrYT6SH3aCXwMcolN+k3G+En8h90xAZZ2ZjPsEil/lUiRjB1bfbpYcJ8byJ0J6Trll474SM+XgkoFXQX5cnEzT8ZIXpRGgu58FtlLdtDeHkQ/23ustzeTKlC9bGC2++SMMml3lqCFvP5JcfKrfVZZDpWxBeh/Q== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=VZQyraTxVOsoRJCVUyMyE8CntCwXeVFEH8cK985ir1U=; b=w+SreOjQMYmmx1trY9enLJNiaDSa4HJZAPB8UoHQl0z9Bzx16PD9Vat6NAdDh4DdH8lnfGA8GoV4Mh51CNovyCNxf4MRVSfRtMR671BZ0qh93QZomhVZqPWuSTSRJWyrEGJ+7gyxfrIZ12T3lNlfXugc9hb62hgc/RPhHwOlD4bzqgpvuktIYJGiT3+CApwvtR+FtDf0IDLBbZYQxita01Cn26bwjMrxsEQkrrMUgRMJzyzfghFKb6kcJ6ZmFw/Q86q/PvBLJUfeMmu0DM53oapSe95IDYr0fFxApDje5r6fXeVsD6txHczjgWCwjTqmsLEhVk1Fdddt/dqCuu1suA== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=oss.nxp.com; dmarc=pass action=none header.from=oss.nxp.com; dkim=pass header.d=oss.nxp.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=NXP1.onmicrosoft.com; s=selector1-NXP1-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=VZQyraTxVOsoRJCVUyMyE8CntCwXeVFEH8cK985ir1U=; b=TrtCf36wyvSL7UBabjbLrkjfpHoxJYNamA6Qp7PeDH2+5Oxd/7fuRAAw/Ed540s/o73MMUnD1jDdOO1vVvGuVXhou51FvLE92Re/yMx+tSyzHz6vlMsRS4jYhUCXheRoDyH8QWbIrnWlQIgKKZMMOlyMoVQzV8TI1NXW1b0AoLFycflpSEZyrJVpZN6D0hyaNOjJGQPWlXh8I9LndpBgPT/gIbA4dBZvFU/tYmIhj+6dVpm7/IbvzLssUZ4Lyem67CX6iKxpVTqzu2Pa+EKgVeTXPLqT7iKLuqdi0cclIa55sbDOSNQBUyyIJvM1NeFyntA0y7j5e0FGXuYL0aZdgw== Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=oss.nxp.com; Received: from DB9PR04MB8461.eurprd04.prod.outlook.com (2603:10a6:10:2cf::20) by AM9PR04MB8953.eurprd04.prod.outlook.com (2603:10a6:20b:408::14) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9434.6; Wed, 17 Dec 2025 01:59:18 +0000 Received: from DB9PR04MB8461.eurprd04.prod.outlook.com ([fe80::b1b9:faa9:901b:c197]) by DB9PR04MB8461.eurprd04.prod.outlook.com ([fe80::b1b9:faa9:901b:c197%4]) with mapi id 15.20.9434.001; Wed, 17 Dec 2025 01:59:18 +0000 From: "Peng Fan (OSS)" Date: Wed, 17 Dec 2025 09:58:26 +0800 Subject: [PATCH 1/3] dt-bindings: arm: fsl: add i.MX952 EVK board Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20251217-imx952-v1-v1-1-a55a7fe2df0b@nxp.com> References: <20251217-imx952-v1-v1-0-a55a7fe2df0b@nxp.com> In-Reply-To: <20251217-imx952-v1-v1-0-a55a7fe2df0b@nxp.com> To: Rob Herring , Krzysztof Kozlowski , Conor Dooley , Shawn Guo , Sascha Hauer , Pengutronix Kernel Team , Fabio Estevam Cc: devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, imx@lists.linux.dev, linux-arm-kernel@lists.infradead.org, Peng Fan X-Mailer: b4 0.14.2 X-ClientProxiedBy: SI2P153CA0006.APCP153.PROD.OUTLOOK.COM (2603:1096:4:140::22) To DB9PR04MB8461.eurprd04.prod.outlook.com (2603:10a6:10:2cf::20) Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-MS-Exchange-MessageSentRepresentingType: 1 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: DB9PR04MB8461:EE_|AM9PR04MB8953:EE_ X-MS-Office365-Filtering-Correlation-Id: 4b57bc95-2116-440a-919d-08de3d0fe36c X-MS-Exchange-SharedMailbox-RoutingAgent-Processed: True X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0;ARA:13230040|1800799024|7416014|19092799006|52116014|376014|366016|38350700014; X-Microsoft-Antispam-Message-Info: =?utf-8?B?RXdaa0FUcFNHOWxoNktmTWFUQTg0YUg2WFc5SzZYYWIyMTlxTVlqWWZxK1F3?= =?utf-8?B?T3pVdk54MWFCTnVmK1d4SEUvQmFwTWozNTNMZ0ZBRXNFTFl4VEN5YzAwRncv?= =?utf-8?B?emg1SU95MTU4L2RKV3EzTHV5UGF4bktyMUpNV2JWRjh2OVkwbTRxME81TXpj?= =?utf-8?B?Wkh6cU8zUENDM1hkL29JKzEwMVdOaGlCOE82VTdzeTFFYXlRNjY2RVFJN1NG?= =?utf-8?B?V0VyL21Ua2ZBT3dMTitrbzJPNlU0Szl1N0dzaDFlVFBWL1lWL25zQmg1aklV?= =?utf-8?B?a2Y0aFJQY3hnOG5MaldseFFiaEFBSGd6em85UHRTcGVnSmtUZ1d6WlllT1FL?= =?utf-8?B?Y0RqZGxSbUN5bThqZ1RxV3lVWHR5dlJnM2JZQ0FHdllkeFhyK24yaTRDN09a?= =?utf-8?B?d0lMRFpaUUI0WWo0eFJkQ2pQcG9WUHZWMlc1VHNEcFdZeVVUdmxSeE1Ma29v?= =?utf-8?B?RVlrd1grK1NPV2FTQy9JOXhqQklWSWRic1lpTGthOTFLZk5JTWFRYUtYdElI?= =?utf-8?B?ZnQrSlAwbTVyVHJSbHNGL2JZMXV5ZGhPOHRqRzc1a1EyQ29NNE41WnQxaklY?= =?utf-8?B?alFXTGlUdURvRnNNYnp4SUdBTk5SVlozSHFhOC83WDVoM0NQUUpCdURZNFE4?= =?utf-8?B?cU1HQ3F2N1VPUXVYNWFPYzBNSDBnTGtYL0hLaUs2QlFoR1owYUwxdzdrVnZp?= =?utf-8?B?Ni9zN0tJWWRPTXBsU3l2dDg2K1pwOFI2S0pncG9qZjBsK2hUOHp2OGdrK2cr?= =?utf-8?B?VVh2dE9mV0YrZWpIdUdTY2VCNVBrMUFhbXErWVhrNjliWE5WcUt1WFJTMmwv?= =?utf-8?B?eHZwQ3ZwNUdnVWhXUTd5ZGd6dDdqd3d0R0NHZnFzYTc0TGFMOVN5bCsxMUs4?= =?utf-8?B?bmZmdXhoQ2h1d2NwL24xY3l5YTBKYTlRSlRHbWhGcGVEbCtsTnk1OUxsdzBy?= =?utf-8?B?WDVtUVF2YTRvT1FKQjVCb1F5cVBrYTQvTkRadThqTUtCcEpWVFpFc0FxTmF3?= =?utf-8?B?QXJvblhDRmxHaGdVbkFWUUJLT3IwamJsbXhKU1RhWTRyOW9pTi9WOUIzNm5L?= =?utf-8?B?anYvZ2NpazVGaTZQaFcxYWRLWFl2azZBRWRDTkY0UnVpQWRUOWxZcm5vWUJv?= =?utf-8?B?K1dnSTdqR1pjczBhYWd3RzRtRzZZSy9Cb1pOa1RLeHAwZFVmZjhWRkF6eUJB?= =?utf-8?B?blNlVG85V3UwSnpWZkJ1V0N2L2Z4aUNpaHFjVmUrNEVNVFNIdzRDT0dtWlNJ?= =?utf-8?B?T3Y4ZnhoNkc0bW5acEIrc1AzYm1DWDFkb0Vya2ZoZHc4TTdvb1pMSThqaVNG?= =?utf-8?B?Mk5XRXJJdkR6aVo0M2NybzFoUUtOWmwvVC9PUTV6TllQT1pydnZmTGFlU2tU?= =?utf-8?B?SVIxZDZEUDZaMlZrOC9FZExXY2tPajMvNEM0NmVhdWxSZzU4K1MrU2d5WWVM?= =?utf-8?B?bGttaHVobzhqSjhGQzBONysrMnR0djFtOUF6M3NENTBVd0p0MTA0d3JFOFVW?= =?utf-8?B?U1oxV3JnWlN5N2hBV3VLaWJMeTFObXpTaFJvY3FEYVZVdU5yWktxNEVsQysy?= =?utf-8?B?NktYNDh6WUx0T2hUTVR1Z01kQUhXMDR0WWFvd0l6VDFORThkMjZ4WWdIdVhO?= =?utf-8?B?WTBVeEc5bTdKdUpOYzNrb3NQOUsxZ2l2RkgzVHgwUDZ2eDl3QndyM2tGVFEw?= =?utf-8?B?OWluSGNad21hRXRVTHNFUkxLNkkxclAzL2RDNjRZbjI2bGdqbVNXSExJeUNY?= =?utf-8?B?Mzh3emtZMlRWcXRSY2c3OTVua2dmSVlNb09VZXZqSllvS1hicVFkMkNlQWd6?= =?utf-8?B?SEZOTlhLclpLVVFMaU05aFlyL3laLy9kb3grRHZmbm95NDBrdys5UklwTEJH?= =?utf-8?B?RUNkV3ErOEluWFBScmkxTU5qbUZvRFRNd3NWNkwwN0MrSzJzWVZ3MWRhaFdu?= =?utf-8?B?NE04dDdpUElzd1BUcUhOTG5aUlRYdmhaaG9uVCtGeDE1enNxRFJFREN2WEtt?= =?utf-8?B?MHhWS3oyZ0luVzJ2dHhDa1FpaVdjc3pYL2x1bVByWTFOTmpiaGdLQVR0YStO?= =?utf-8?Q?MXEdGL?= X-Forefront-Antispam-Report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:DB9PR04MB8461.eurprd04.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230040)(1800799024)(7416014)(19092799006)(52116014)(376014)(366016)(38350700014);DIR:OUT;SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: =?utf-8?B?TW1XSW1DL3RKWW9TbWF3dnpZN3pVYnNlMzhkSVhDWnN3aWYzclo1eGpsS3dj?= =?utf-8?B?WCsvdVUyVy9qL2g5bVF4WGZEUCtNakZKSkZnbEh0KytvbVZYc0t5eFpYdVBp?= =?utf-8?B?cU55a0RoNzZFUGozQVNzUWZBVXA5R09vRWdWa3NSV09FVjVxQmh5bXN1SXl6?= =?utf-8?B?QjlueWdycHZoeTlUZDl1bkhFRjJpTjFIOENqMnlDdS8rZUcxaFpOOCtKak5B?= =?utf-8?B?WHlvcXNpeEpBNGVnUzhVQjd2YXNZd21Ed0VPTDBrMXNsOWlCRG1QTm13Kzdr?= =?utf-8?B?V3d6bjBtUklUY2Rhb1BRajdkUE9XMnFuSXF4VTh6SHdyY0RWM2o5SlJwSU01?= =?utf-8?B?RWxwdDBtenBpN3NqZmpsb016cTFTNm56VU5rVVlSNmhabHJqUGExL1JZTFN1?= =?utf-8?B?UUt0VW1tQ1JOTEx6bGxvODZIUGpUdlAyejAzZ0ZLZnJMamc0dWd0N09FaUpm?= =?utf-8?B?QnN0ZGNVa2hTK0FXNDJvdDRMWnU0QTY0eWEzSml4djhNUytXZkxCaHVZRDNi?= =?utf-8?B?RGlMSUhOUTVUSkphZm1RR1RmUDJhRFp5dDFsb2hZUEhZeHpJek9kRy9lUWpj?= =?utf-8?B?dzFaRFpPeS84eWp1SXFkZkVqdHoraERxVnhUNlduQVdNZFhlWFNTV0piQ2pP?= =?utf-8?B?djZXNVV0QkxJcmw2eUUzbVRZZzA4SGovLzZ6RXZ2dVRSckFTbmpUK01wRVJU?= =?utf-8?B?RVNqOSt3bEdqaGhkRFNOeHkxK3JuZlV2WW5ORGk0Wngrb24xVTZPZ0xKYURL?= =?utf-8?B?Y0xZeHZId1hmMXFPNFdNWVBRUllvYVNPTXZXdDFNcWFiY2JFMEZ1WjRvZGJO?= =?utf-8?B?Wm9ncElmZnhzTUQ1d3plZlNiOUtSNzBaZnZJTHdKUG8veUEwRUtwUGdYeis5?= =?utf-8?B?d01NMThhSUFHaGNla0llSWdZOXJrNk1uc1RaNkZacGVmUmhHblhtYmJ3VU1i?= =?utf-8?B?MEdkN0xBVXFxYVdSY3k4ME82WEpUb29BRUxFU3BSQ0hWN2JZbksvbU95VHNW?= =?utf-8?B?T2FZK1VybVQ2am0yOGtURC9FUmhWVFBJNjBlNDArclQzU3ZwWWJ5dm42SXl4?= =?utf-8?B?OWcrRFVuYjBJZTk2SEVJNU5GNjlTWnJmaWRNREppTWs3bDVrb3p5T09uWmRs?= =?utf-8?B?WTE4djdmS21aSHlzdDRuRlljcGtXWE8ycFNDY3duQ1JxQURRN1BoTWFVdExD?= =?utf-8?B?aGU3blgvT1Z6akVDZXlpR21xZ1VkMDBwSko5M3p4dFV2VDRUa0hhbUdFWHBE?= =?utf-8?B?bVR0ZmxnMjR0QUdhRnBBTnRGdzdFWVZjTGJQeFdKV0FNTWZUQXVVVHJjQmtK?= =?utf-8?B?MXVzbjBtWUVvR0RzOHhEYmVuTDdBYlp4STA5OVg5YUVWTkhNT0Yza1N4RlQv?= =?utf-8?B?Zit5UzFVUnBsUHhSc0x0cmFmWGVDblNacTBuaExDMTNTTEd0RERXUzlhc0xu?= =?utf-8?B?Vk0vMFlJelJEYi9rNDBOZVkweFZRK3gvR2pFTVc3UG9OeHZtYUxlb3NqYXNL?= =?utf-8?B?ZGppeFFLMkVaYnUyenVHU0thRUNyZ1R2bkYvc3ZjczZDYnBkeFRid1gra2R3?= =?utf-8?B?Y2hNdTJPV0c5b3FDQ29YSU5nSkRBKzJNMzBFTHVJYXdvOU1CbVRaTk51QUZy?= =?utf-8?B?Sy9yZU9PNmRjSGh0VEUyWkxqREZYeEg3eEd2YTFScmZONU1Qd2lTZTNiOXl0?= =?utf-8?B?RFE5enRsMkZCVVZsSFNJemlYdWJ0NWxjaFJWejQvMEpsNWRBWkVvNStpZjNs?= =?utf-8?B?dFZpT0grRGxqbDB2YzMxWU96OVF5L1d5Wkphd1E4UFpMbDREYzVLdzlEcXJn?= =?utf-8?B?dkRqOWxpRlRQV0FmSElVUDgwQldkL0pyZ1FTZEtoNytPV0NqcjU3czRDOUpI?= =?utf-8?B?TzNQL05icTViblMxczN4ZTByUXdkU29QMC9lT1R1UXpoS2JWeGxGVXNKTnBK?= =?utf-8?B?L0pmQjlQeFJuMy9qTzhORHBXdFRnUElURFdROGViKzFJRnYwS3RaeW1yRGtv?= =?utf-8?B?bHNqUmpnMFZCY0hUUjkxYVU2WkFMUUM4ZHZlL2dBWlpNMDFZYXNpZHFxMG1T?= =?utf-8?B?dkdUOXJXMnlJVnZDdy90QVI4VGtXNTh0WWoyZmltc1p0SE5zOFZtNGJSSXln?= =?utf-8?Q?F+mDVtw0WOM+3Vw5Q0EY5i4vJ?= X-OriginatorOrg: oss.nxp.com X-MS-Exchange-CrossTenant-Network-Message-Id: 4b57bc95-2116-440a-919d-08de3d0fe36c X-MS-Exchange-CrossTenant-AuthSource: DB9PR04MB8461.eurprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 17 Dec 2025 01:59:18.6214 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635 X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: Go6MCDc36iyhVLAz9+yfVNBQ+lnKvM5V6iTCTH4wnWopUHBzUpWycFiLAAda3Tb/tcw3dSmD02adQcfhUW1Syg== X-MS-Exchange-Transport-CrossTenantHeadersStamped: AM9PR04MB8953 From: Peng Fan Add DT compatible string for NXP i.MX952 EVK board. Signed-off-by: Peng Fan --- Documentation/devicetree/bindings/arm/fsl.yaml | 6 ++++++ 1 file changed, 6 insertions(+) diff --git a/Documentation/devicetree/bindings/arm/fsl.yaml b/Documentation= /devicetree/bindings/arm/fsl.yaml index 68a2d5fecc43b06711e2efce61ac1fc2794b79bc..b3a6f72341fcddd05ec21912e97= 5878c9d0fed73 100644 --- a/Documentation/devicetree/bindings/arm/fsl.yaml +++ b/Documentation/devicetree/bindings/arm/fsl.yaml @@ -1436,6 +1436,12 @@ properties: - toradex,verdin-imx95-19x19-evk # i.MX95 Verdin Evaluation= Kit (EVK) - const: fsl,imx95 =20 + - description: i.MX952 based Boards + items: + - enum: + - fsl,imx952-evk # i.MX952 EVK Board + - const: fsl,imx952 + - description: PHYTEC i.MX 95 FPSC based Boards items: - enum: --=20 2.37.1 From nobody Thu Dec 18 23:21:39 2025 Received: from GVXPR05CU001.outbound.protection.outlook.com (mail-swedencentralazon11013033.outbound.protection.outlook.com [52.101.83.33]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 2F3BF23C503; Wed, 17 Dec 2025 01:59:26 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=fail smtp.client-ip=52.101.83.33 ARC-Seal: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1765936774; cv=fail; b=ZsfCBGxiDTULljtkoZHclBCQmjC3wkiF1r5nAtz6vue+3WaCDEBWDKdsm7lki4SkKYGDUseGXpSfrUvbpz5RzYx7Xu6AL5fBjcnvqDhVtDmZSaji3zrbV1QpeDXU1SK1FND7ffiYj0KrWaMpKnXX7nL5DM9Utz1zGTFVB8G2qEw= ARC-Message-Signature: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1765936774; c=relaxed/simple; bh=98JYxo1bP9n8P6dudoA4rmsT3ZQ/AlvAdcTKSKByqYw=; h=From:Date:Subject:Content-Type:Message-Id:References:In-Reply-To: To:Cc:MIME-Version; b=l/Isf1XgwDcaW9zCGz1bafswVwn7D0/sNzs6kId7fG1WIaxrd90lZdBlNY7iRUuom8Li3iICoiaz4ZLzeDWQQlwfsQ3oaMj44MdkCEaAZS78WUBOJt7ENYjTBM09dbxghTkU9LT4LzTH9pMh635WKpM9utFBgCpapgB77bZ+UJM= ARC-Authentication-Results: i=2; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=oss.nxp.com; spf=pass smtp.mailfrom=oss.nxp.com; dkim=pass (2048-bit key) header.d=NXP1.onmicrosoft.com header.i=@NXP1.onmicrosoft.com header.b=pJCzYwkS; arc=fail smtp.client-ip=52.101.83.33 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=oss.nxp.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.nxp.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=NXP1.onmicrosoft.com header.i=@NXP1.onmicrosoft.com header.b="pJCzYwkS" ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=Dl3yFe1K9rdzEOKFLW6nMY+V/AHm0mci/5mR6pXeV/5yQJbmVUDUI2sKtxXxNYoCPEgqIezoI03bszhiKIZsi4vywrUeFuaVIbQb8uzYwY1HQgsJBbNB4pr9Hfs0vuEZuhJEyY1ueTUVp/C6akru2XRQAG6R+Y1yXle4HgVn+zETTRuhwRkPT5afi6gqlhgR1IbLgDrYemd83QvjW3Po89unXlkpZvYcuI1PpNQz86lbsaO4xUMs+zlomgE0VYmLYh9MjfGXhJSibXJuEvVOs6YQDplezpD70kzmMN0X3Fpo3pKumGzBwPa/OSX5Hdm+RfLtvf89cUKkFQGb6o0qvg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=P+wHNU6M9qWQAww9YHiVaOv5anMTSbsMFFis7nMNp38=; b=rKosIW6dyk48SVP5p6jEY1aAcz2WRuVkpKqAowii2SSg+gIb3O3QUrMGDA44XJO7bRuXhnIyTyHAhaM80p4o6cC5CpKoyVIebJlI0wOzLuR2uUv72WEu0mV9fGZu/x77tScbCXI4nKOeer76FkjmWgFtHSZSjqyW5TWbpRNWPgz9VjOpPsMWoJh707e3S3GP4T8AyNBtVCE9hlCa8n+fUWwBUyRsXP79hh2BcBU4b1RdKaGXe7z2BeZ1QDmG/V5Srr2pg1YkwaFeiQpDkd4Q+mzcEHhwZ7AA7ltvOZy3GeBcOriFOPMjV3z+Bf0ROvP2SDJuxbuwyFWO8q2hQjSEYQ== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=oss.nxp.com; dmarc=pass action=none header.from=oss.nxp.com; dkim=pass header.d=oss.nxp.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=NXP1.onmicrosoft.com; s=selector1-NXP1-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=P+wHNU6M9qWQAww9YHiVaOv5anMTSbsMFFis7nMNp38=; b=pJCzYwkSF4zrTyWr0GKJZi0S5iHTDdKaQ8UcMQYS9X9XkkmrSjojrrt4zXIUQCZDHFeWTW/3h1cGstiKJxh7FlbAtPx0z/PwzkxVp5lcXmDWYPfSjAwOZChN/lvbz6ErdFkTFWmd65LmvN+Fr0opt83hKUwAFT9sq7VDg3VJY5PoL47aaMqsuhZIzV3mi0n+1ZdsU8kPkfHUnz0qjFcKYjFsaJLkf9lqxSJDJwD82ZSFBDoWOq7nI1fWOnqtM9vHK6UOYF3tfKGlOLKfcrBR3k8QZtVhtJw1FLOjNz08XtlZx8h0qJAQK4EdQMRGIw5S5i4UxoAqMxbYLsD9dYVNKg== Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=oss.nxp.com; Received: from DB9PR04MB8461.eurprd04.prod.outlook.com (2603:10a6:10:2cf::20) by AM9PR04MB8953.eurprd04.prod.outlook.com (2603:10a6:20b:408::14) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9434.6; Wed, 17 Dec 2025 01:59:23 +0000 Received: from DB9PR04MB8461.eurprd04.prod.outlook.com ([fe80::b1b9:faa9:901b:c197]) by DB9PR04MB8461.eurprd04.prod.outlook.com ([fe80::b1b9:faa9:901b:c197%4]) with mapi id 15.20.9434.001; Wed, 17 Dec 2025 01:59:23 +0000 From: "Peng Fan (OSS)" Date: Wed, 17 Dec 2025 09:58:27 +0800 Subject: [PATCH 2/3] arm64: dts: freescale: Add initial device tree for i.MX952 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20251217-imx952-v1-v1-2-a55a7fe2df0b@nxp.com> References: <20251217-imx952-v1-v1-0-a55a7fe2df0b@nxp.com> In-Reply-To: <20251217-imx952-v1-v1-0-a55a7fe2df0b@nxp.com> To: Rob Herring , Krzysztof Kozlowski , Conor Dooley , Shawn Guo , Sascha Hauer , Pengutronix Kernel Team , Fabio Estevam Cc: devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, imx@lists.linux.dev, linux-arm-kernel@lists.infradead.org, Peng Fan X-Mailer: b4 0.14.2 X-ClientProxiedBy: SI2P153CA0006.APCP153.PROD.OUTLOOK.COM (2603:1096:4:140::22) To DB9PR04MB8461.eurprd04.prod.outlook.com (2603:10a6:10:2cf::20) Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-MS-Exchange-MessageSentRepresentingType: 1 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: DB9PR04MB8461:EE_|AM9PR04MB8953:EE_ X-MS-Office365-Filtering-Correlation-Id: 867b419d-b3f6-4d3b-a613-08de3d0fe5f5 X-MS-Exchange-SharedMailbox-RoutingAgent-Processed: True X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0;ARA:13230040|1800799024|7416014|19092799006|52116014|376014|366016|38350700014; X-Microsoft-Antispam-Message-Info: =?utf-8?B?VFBhZWFxMmVXbDYraW44UEViNkxEbEQ5Nzl1SjFwYjJ5dlVEU0NNeHVFcy9j?= =?utf-8?B?WGVQNERzWnB4OVNuazBFdDJxZU4wWkkwczF2blpGbjhqTUJCRGNoVTQxR1Zi?= =?utf-8?B?WHk3bGY5aVpDRTRhcEN3bTByd0xOUkFaaDNua0xTS0YwWklOazcxQjgyRHU4?= =?utf-8?B?dVA2NytGdXVKVm9McTNRb1h3YjRsMzg1ZTZZODlZN0lrbjJwdW4rL0hrN3pz?= =?utf-8?B?eVFtajB3R3VTZFRwRWxJMUxjWFBXaE94UVFPQ3pTcUI1ZG5vUFE4bmdvNEp1?= =?utf-8?B?N2V4K3ZQd1FISkIzYmZiSVV1UUNnRWhlb1Yvd3BTRU11Y1JwcXU1bStVTjRt?= =?utf-8?B?aXhvZHBoT2l6QnNmWkw3NkxLZDBRUVNUNllOTmQ0RlQ5K1VlYzJCV1JKQURr?= =?utf-8?B?eFFTQnNjUFlCLzZ3WXFCN1ZPazZ6TEFhVzNNMWoxbWpnaEphUGpueVQyT3d4?= =?utf-8?B?UjVtQzFIUkhCcnVRMy9wMWJndUFIODh6UHlMdEswMHgzQVl5QmxDMUVsNHFw?= =?utf-8?B?VFNpMXprZ1dmMnVYMjcyTXpETHI1K3h1NEg0cmZ6UTJ3cTNPM1BUTXlUU1gw?= =?utf-8?B?WG1lMzBzOUVuSW04clJxQy9IcEFHaHlOdE5IR0pFWTdzR1R5akxpeXB0WDFz?= =?utf-8?B?TG45bUJFU3NjMUtoY1JUeVQvTjNadU1LbVU1dUwraTVHSkk5NDRxbzdrVkQr?= =?utf-8?B?RkpWZzVVNS9qd0c1bUxzOFc0SmZRMnl5TUdrK3plUHA0UEtsT0VrMTZxcnlr?= =?utf-8?B?MjZxS2dRaE5SRldTRzFTOUtoNHFyeWx5V2w3SnUxQnJlU0dIRkFEODgzSU1q?= =?utf-8?B?T3h0RUcxbUZLSStqSkhLTUNxb3NrZ0NkNEh0SHFENHRPWjNhS3FBdEJNWFJ0?= =?utf-8?B?eGJFeFp0OU1DNHZvS1dRM3hYakh3Nm5meHFzajl0NGUzd0w5bEJwcGFydzBx?= =?utf-8?B?ZkEybzEydXlHRjZYQjJYaDNBc2IrQ055bERmT3BtdktEd3QvaXpSVXVVODhX?= =?utf-8?B?N2N5clZEdVQrajlmQXlCNDRHUmhCelI3TDlQSHJXVmJKOE1ES3ExUmR3Q1Y1?= =?utf-8?B?R0tGajZ3WWl0TWlxdU02STNubUpBT0Ira1ZNdUFLa0ZVYjAyY0Qyd0x4YXhZ?= =?utf-8?B?WUxQMVRSQ242V0lIWXpWQ3MrMHNNSEtzeU9YWnhYWXZHZFNVVWVuU3BWUHFN?= =?utf-8?B?bUZvd3VCb0ZxclRRb0U1VnYvU2dHUlBCd2ZhQTJmNlM4Yi9Sb2VrUTlTTTNn?= =?utf-8?B?UFVJSUJiOVMyRnVLVVVMV0FKaCtualZtS05aSWFTV205cDd2NU0rTmdONjI4?= =?utf-8?B?bTZ3M2JhKzlKY3NUTjFCM0dMZklialdqdnoyRkF0UnR6WWV2RWcxVkRkbnE1?= =?utf-8?B?UUcwbWE3MCt4cWw3bjQ3c3hacVpmSEJjMnQyZXdNMkx2SGVMQXRqWEFLZytG?= =?utf-8?B?eHFva3c4WTBYWFRqak1Zemg2SURaaGZlVGJkU2J1YjNaNUpxMnIyMU9GSzB3?= =?utf-8?B?N3JDMTVXRklBdkowL202cFFtc2NhcDdneEFnOWEyNE45TjdZSFBCN0xrSS91?= =?utf-8?B?RGFRQW9MRm5CV091Y1QxREJ0Q2dKNGh4Skt5QnNwbWZHbnBHai9Gc1FEN3hp?= =?utf-8?B?YXk0V1dNU1dRaDdiclhuNzFlYlBiVCt1L0RDOVliZUk5QUc0Z1dxK2ozMVRX?= =?utf-8?B?dGRnQStEa256c0N3Z1BOQnRVMSsxWjJHc2I5SVlsSER2YWhKYTdUbks0RTA0?= =?utf-8?B?T2FNSVJ5Ky93bS8wOThxZ1AwNVM3Z3kyQlF2MUFWUVRqcHFYem8xREFkQ2hM?= =?utf-8?B?VDJEVEZRZXYvcldRUHhvc25yaEZGVnQ1SlpoUVJMYVcrOUxBZDJyOFN4d1J3?= =?utf-8?B?Q3dBY0ZuV2lPR2tqcXRIVGpaaURTQkdPU3psb2NhVEJNWEhUL0N4c1NYSGdQ?= =?utf-8?B?TGtOTXVTVmx1K3ZYeFgzWWcwckJzZ2xIanhheDRuZ3dIR2xQS0o2ZEtYTEp6?= =?utf-8?B?TlRzdUVoc0p6OW5kTklnbzdMTEVYaFlkUW54WjhZVld1VnB6clpuWVdPSXhz?= =?utf-8?Q?N2pmkN?= X-Forefront-Antispam-Report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:DB9PR04MB8461.eurprd04.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230040)(1800799024)(7416014)(19092799006)(52116014)(376014)(366016)(38350700014);DIR:OUT;SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: =?utf-8?B?S3hIQVMzMjZxYlIvR2tDRzM5dVh6SjE1cVloM1l3dlMvYTNBU21TZTBReFli?= =?utf-8?B?Z0xqbHBIaTF6RXEvc0hPRlk2WDhJZ1NGQjIwdHY2Yy9RaFU2aXlaZllRTFl6?= =?utf-8?B?WDZOMlMyZWJtTnp5YU9JQitMZE00ZXhTcE5nRjZsQnRlbS9hTEZrMGw4RkxF?= =?utf-8?B?ck5RYVBtUStvSy8vTk5LTmxsS2NVck9NVWFJc2FDUjJBa0hnUzdCZFNyeFY2?= =?utf-8?B?VXlNc0F4YnhPdlNOcldYMU5PZlQ5TFFyUDJ4MDhMcmJvcmphL3N2bFdicnJk?= =?utf-8?B?WnZYZ3RHZkxkSGhKQTlhbW15OE51dFhVVldBclZsZmFaTjRKNi9yTnlzM0JM?= =?utf-8?B?NHZqQ1g2RmhsZzFNN1o3NlVEWE1PK1JNVUxLL3pTZ21hbFhyVUFrZXY5Q1Vj?= =?utf-8?B?RS9wcElUQ0VLT3lpZVI0WXQwRi9Sa0JuWkM4ZStPMFVsZ1hWSU1LV1d6WnhI?= =?utf-8?B?NnFNUHI1aHNVc3BXY2VDOUNyNXp4NXJ1cFJpbFg5N3pZU2luQTQ0cnBCa3Fu?= =?utf-8?B?OWVNMEs1ZVR6MWdBV0dmTFhNckJYM294Y09MTXhmUUIzdHE3ZmoxRkV3bnJJ?= =?utf-8?B?NzNBeXdVWFEyaTA4bEhwQ2o0MjZoakIyRXhVRUhLaktMNkdpZVZHNEQ3bk1l?= =?utf-8?B?ZTljdDNlbFFTbEowV1dabURXLzZWQk1hNmNHWnBMWXllWU92V2c5UTJYbEJv?= =?utf-8?B?V0luUzZQWFFiT2xoNUFneXpOQmswS1ZEQnJzRDBPQkUwK3pNcis0dno1eU1s?= =?utf-8?B?M1Q2K3UxcTB2aERyK3ZSOEZabFExTnF2WDVIb1lPdFRWb0tpV1U3Ylk4Rlkz?= =?utf-8?B?VlpXcjF5VmYwVmxYRWtWNkdmNmV1cmhVay9iZnBNMlY2bUJnYmh6YXNuZ0FE?= =?utf-8?B?VytGRzZ1WHZMODlqMTltMURwdjZDWlJWOWc4WG5uM0xCa0RPdlZaVk1MTmpR?= =?utf-8?B?Z3NteDMwOGxZd0hZUjIzL3pGNjc2NC9xTWtlbTJuSjJPekc1YWk4Z1A5YlM3?= =?utf-8?B?Q3FrTFh6S1ExVXRZaGt3Q0taRDJLaDh5ZFdtMC93ZHlzWThiU3JYUk5XTTNS?= =?utf-8?B?b25ISHIrYXVmVi9UelQ2cEVhbk4rcm93Y28zTHJFY0ZYd0I5VVM5MmtzSUhW?= =?utf-8?B?djBRV1BSTmExUGREbTFTWHF5Rk01dWlCWXIvMTUySmdoZCt5Q1ZrQ21EcmpN?= =?utf-8?B?N2psMmE0cXBMZDVsUDdQSUVUYk5MNGJOeFNNczU0Z1BJRVBqS2dBNVdWdWtM?= =?utf-8?B?dmZHWW9EZ3p1Uk9meVJyUEl4M0Y2NytZVjN0ZDBNY2FMVGU4dHBua2RldXlX?= =?utf-8?B?bm1hbzdVbE42WE5FMUs2Mms4dG5SZW55bGVrWmpocUZ2c0hWbmZ3YmgwMHZr?= =?utf-8?B?NENzMkpYRmszNVdIbEZ4TkM2bThtSDJXNUdycld1U0NWTUtEZXhpTEd0WEkr?= =?utf-8?B?SFpSZmlSd3dDdzd2TmtDQm9LY044OGcvam9JMlRmT1I2b1NkNWFaa3A4NWtp?= =?utf-8?B?NXdpNWtGVmZqV1o1cXVTUDhFMEk5TGhISjZ3UEFaQ3pDbU1FemdiN04wNFZR?= =?utf-8?B?QkN6VEFIODdEeDl0dnE0ckJoMDZPSWNEK0dqRzdudlFiOXdCOHprNUVTc3Ny?= =?utf-8?B?U1hGeHExbE9pNUZmckRJRm1rNEFJaU5CRzhvQ3BaS3dZZGU4QWtUbDFHa0lI?= =?utf-8?B?R1ppSm9CbGhkNTVReG5EZzdyK0VkUDBuUDN2eUtVZFBqQkZwRU8wcG9naEU5?= =?utf-8?B?M3llTm9YWWJta05PVTNqaWQwYWVVV1BlR3I5UEVSc3duVmtMZWU2dnl6cm80?= =?utf-8?B?d3FDQjZoZ3FXQ3NOdG1kaUFCVkJxejFncVJLMkIwMURLMDQzbnRTQ2tGa2Jo?= =?utf-8?B?dDZBc3JXb0pxNFVKYkFWZ1NjcXF4MkJhY3lTNGx1Vk5GekZBYzBneDRKZlho?= =?utf-8?B?ZXUrbGdVaytodXRiNEJKWFZmQkFlMnVUUFQ1K29raUpxWUZmR0ZHTWR5V0hw?= =?utf-8?B?TGczNkw2b1JIU2FxVEp0dEw0YlNGUitUYkgvNnU1bm9HR3dobTlzZDZRVTFW?= =?utf-8?B?VmcwZENZR0d4Y3ZIMW1sRmtrYzVaTXpWYXkzWVlMRkdBdnJWd3FyUyt4b2hn?= =?utf-8?Q?9SQQjbJTNGNnMZXzXHPpf+U6Y?= X-OriginatorOrg: oss.nxp.com X-MS-Exchange-CrossTenant-Network-Message-Id: 867b419d-b3f6-4d3b-a613-08de3d0fe5f5 X-MS-Exchange-CrossTenant-AuthSource: DB9PR04MB8461.eurprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 17 Dec 2025 01:59:23.4013 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635 X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: 2sCm8pAl9SL8aODCkCWrbiqbZeXpnZivSpImNXx/ugrpb6IFW9a4zCsanwFRqho70/vVrUpg7Kt3xalj3wYdBA== X-MS-Exchange-Transport-CrossTenantHeadersStamped: AM9PR04MB8953 From: Peng Fan Add clock, pin, power header files Add device nodes - CPU[0-3] - SCMI firmware - Interrupt Controller - Sys counter - eDMA - MU, SPI, UART, I2C - USB - etc Signed-off-by: Peng Fan --- arch/arm64/boot/dts/freescale/imx952-clock.h | 215 ++++ arch/arm64/boot/dts/freescale/imx952-pinfunc.h | 867 ++++++++++++++++ arch/arm64/boot/dts/freescale/imx952-power.h | 44 + arch/arm64/boot/dts/freescale/imx952.dtsi | 1248 ++++++++++++++++++++= ++++ 4 files changed, 2374 insertions(+) diff --git a/arch/arm64/boot/dts/freescale/imx952-clock.h b/arch/arm64/boot= /dts/freescale/imx952-clock.h new file mode 100644 index 0000000000000000000000000000000000000000..7d6f6635dc078605090048f17da= 61d75d2a32f3e --- /dev/null +++ b/arch/arm64/boot/dts/freescale/imx952-clock.h @@ -0,0 +1,215 @@ +/* SPDX-License-Identifier: GPL-2.0-only OR MIT */ +/* + * Copyright 2025 NXP + */ + +#ifndef __CLOCK_IMX952_H__ +#define __CLOCK_IMX952_H__ + +/* Clock Source */ +#define IMX952_CLK_EXT 0 +#define IMX952_CLK_OSC32K 1 +#define IMX952_CLK_OSC24M 2 +#define IMX952_CLK_FRO 3 +#define IMX952_CLK_SYSPLL1_VCO 4 +#define IMX952_CLK_SYSPLL1_PFD0_UNGATED 5 +#define IMX952_CLK_SYSPLL1_PFD0 6 +#define IMX952_CLK_SYSPLL1_PFD0_DIV2 7 +#define IMX952_CLK_SYSPLL1_PFD1_UNGATED 8 +#define IMX952_CLK_SYSPLL1_PFD1 9 +#define IMX952_CLK_SYSPLL1_PFD1_DIV2 10 +#define IMX952_CLK_SYSPLL1_PFD2_UNGATED 11 +#define IMX952_CLK_SYSPLL1_PFD2 12 +#define IMX952_CLK_SYSPLL1_PFD2_DIV2 13 +#define IMX952_CLK_AUDIOPLL1_VCO 14 +#define IMX952_CLK_AUDIOPLL1 15 +#define IMX952_CLK_AUDIOPLL2_VCO 16 +#define IMX952_CLK_AUDIOPLL2 17 +#define IMX952_CLK_VIDEOPLL1_VCO 18 +#define IMX952_CLK_VIDEOPLL1 19 +#define IMX952_CLK_SRC_RESERVED20 20 +#define IMX952_CLK_SYSPLL1_PFD3_UNGATED 21 +#define IMX952_CLK_SYSPLL1_PFD3 22 +#define IMX952_CLK_SYSPLL1_PFD3_DIV2 23 +#define IMX952_CLK_ARMPLL_VCO 24 +#define IMX952_CLK_ARMPLL_PFD0_UNGATED 25 +#define IMX952_CLK_ARMPLL_PFD0 26 +#define IMX952_CLK_ARMPLL_PFD1_UNGATED 27 +#define IMX952_CLK_ARMPLL_PFD1 28 +#define IMX952_CLK_ARMPLL_PFD2_UNGATED 29 +#define IMX952_CLK_ARMPLL_PFD2 30 +#define IMX952_CLK_ARMPLL_PFD3_UNGATED 31 +#define IMX952_CLK_ARMPLL_PFD3 32 +#define IMX952_CLK_DRAMPLL_VCO 33 +#define IMX952_CLK_DRAMPLL 34 +#define IMX952_CLK_HSIOPLL_VCO 35 +#define IMX952_CLK_HSIOPLL 36 +#define IMX952_CLK_LDBPLL_VCO 37 +#define IMX952_CLK_LDBPLL 38 +#define IMX952_CLK_EXT1 39 +#define IMX952_CLK_EXT2 40 + +/* Clock ROOT */ +#define IMX952_CLK_ADC 41 +#define IMX952_CLK_RESERVED1 42 +#define IMX952_CLK_BUSAON 43 +#define IMX952_CLK_CAN1 44 +#define IMX952_CLK_RESERVED4 45 +#define IMX952_CLK_I3C1SLOW 46 +#define IMX952_CLK_LPI2C1 47 +#define IMX952_CLK_LPI2C2 48 +#define IMX952_CLK_LPSPI1 49 +#define IMX952_CLK_LPSPI2 50 +#define IMX952_CLK_LPTMR1 51 +#define IMX952_CLK_LPUART1 52 +#define IMX952_CLK_LPUART2 53 +#define IMX952_CLK_M33 54 +#define IMX952_CLK_M33SYSTICK 55 +#define IMX952_CLK_RESERVED15 56 +#define IMX952_CLK_PDM 57 +#define IMX952_CLK_SAI1 58 +#define IMX952_CLK_RESERVED18 59 +#define IMX952_CLK_TPM2 60 +#define IMX952_CLK_RESERVED20 61 +#define IMX952_CLK_CAMAPB 62 +#define IMX952_CLK_CAMAXI 63 +#define IMX952_CLK_CAMCM0 64 +#define IMX952_CLK_CAMISI 65 +#define IMX952_CLK_CAMPHYCFG 66 +#define IMX952_CLK_MIPIPHYPLLBYPASS 67 +#define IMX952_CLK_RESERVED27 68 +#define IMX952_CLK_MIPITESTBYTE 69 +#define IMX952_CLK_A55 70 +#define IMX952_CLK_A55MTRBUS 71 +#define IMX952_CLK_A55PERIPH 72 +#define IMX952_CLK_DRAMALT 73 +#define IMX952_CLK_DRAMAPB 74 +#define IMX952_CLK_DISPAPB 75 +#define IMX952_CLK_DISPAXI 76 +#define IMX952_CLK_DISPLPSPI 77 +#define IMX952_CLK_DISPOCRAM 78 +#define IMX952_CLK_DISPPHYCFG 79 +#define IMX952_CLK_DISP1PIX 80 +#define IMX952_CLK_DISPCDPHYAPB 81 +#define IMX952_CLK_RESERVED41 82 +#define IMX952_CLK_GPUAPB 83 +#define IMX952_CLK_GPU 84 +#define IMX952_CLK_HSIOACSCAN480M 85 +#define IMX952_CLK_HSIOACSCAN80M 86 +#define IMX952_CLK_HSIO 87 +#define IMX952_CLK_HSIOPCIEAUX 88 +#define IMX952_CLK_HSIOPCIETEST160M 89 +#define IMX952_CLK_HSIOPCIETEST400M 90 +#define IMX952_CLK_HSIOPCIETEST500M 91 +#define IMX952_CLK_HSIOUSBTEST50M 92 +#define IMX952_CLK_HSIOUSBTEST60M 93 +#define IMX952_CLK_BUSM7 94 +#define IMX952_CLK_M7 95 +#define IMX952_CLK_M7SYSTICK 96 +#define IMX952_CLK_BUSNETCMIX 97 +#define IMX952_CLK_ENET 98 +#define IMX952_CLK_ENETPHYTEST200M 99 +#define IMX952_CLK_ENETPHYTEST500M 100 +#define IMX952_CLK_ENETPHYTEST667M 101 +#define IMX952_CLK_ENETREF 102 +#define IMX952_CLK_ENETTIMER1 103 +#define IMX952_CLK_RESERVED63 104 +#define IMX952_CLK_SAI2 105 +#define IMX952_CLK_NOCAPB 106 +#define IMX952_CLK_NOC 107 +#define IMX952_CLK_NPUAPB 108 +#define IMX952_CLK_NPU 109 +#define IMX952_CLK_CCMCKO1 110 +#define IMX952_CLK_CCMCKO2 111 +#define IMX952_CLK_CCMCKO3 112 +#define IMX952_CLK_CCMCKO4 113 +#define IMX952_CLK_VPUAPB 114 +#define IMX952_CLK_VPU 115 +#define IMX952_CLK_RESERVED75 116 +#define IMX952_CLK_RESERVED76 117 +#define IMX952_CLK_AUDIOXCVR 118 +#define IMX952_CLK_BUSWAKEUP 119 +#define IMX952_CLK_CAN2 120 +#define IMX952_CLK_CAN3 121 +#define IMX952_CLK_CAN4 122 +#define IMX952_CLK_CAN5 123 +#define IMX952_CLK_FLEXIO1 124 +#define IMX952_CLK_FLEXIO2 125 +#define IMX952_CLK_XSPI1 126 +#define IMX952_CLK_RESERVED86 127 +#define IMX952_CLK_I3C2SLOW 128 +#define IMX952_CLK_LPI2C3 129 +#define IMX952_CLK_LPI2C4 130 +#define IMX952_CLK_LPI2C5 131 +#define IMX952_CLK_LPI2C6 132 +#define IMX952_CLK_LPI2C7 133 +#define IMX952_CLK_LPI2C8 134 +#define IMX952_CLK_LPSPI3 135 +#define IMX952_CLK_LPSPI4 136 +#define IMX952_CLK_LPSPI5 137 +#define IMX952_CLK_LPSPI6 138 +#define IMX952_CLK_LPSPI7 139 +#define IMX952_CLK_LPSPI8 140 +#define IMX952_CLK_LPTMR2 141 +#define IMX952_CLK_LPUART3 142 +#define IMX952_CLK_LPUART4 143 +#define IMX952_CLK_LPUART5 144 +#define IMX952_CLK_LPUART6 145 +#define IMX952_CLK_LPUART7 146 +#define IMX952_CLK_LPUART8 147 +#define IMX952_CLK_SAI3 148 +#define IMX952_CLK_SAI4 149 +#define IMX952_CLK_SAI5 150 +#define IMX952_CLK_SPDIF 151 +#define IMX952_CLK_SWOTRACE 152 +#define IMX952_CLK_TPM4 153 +#define IMX952_CLK_TPM5 154 +#define IMX952_CLK_TPM6 155 +#define IMX952_CLK_MIPIPHYDFT400 156 +#define IMX952_CLK_MIPIPHYDFT540 157 +#define IMX952_CLK_USDHC1 158 +#define IMX952_CLK_USDHC2 159 +#define IMX952_CLK_USDHC3 160 +#define IMX952_CLK_V2XPK 161 +#define IMX952_CLK_WAKEUPAXI 162 +#define IMX952_CLK_XSPISLVROOT 163 +#define IMX952_CLK_AUDMIX1 164 +#define IMX952_CLK_ASRC1 165 +#define IMX952_CLK_ASRC2 166 +#define IMX952_CLK_GPT1 167 +#define IMX952_CLK_GPT2 168 +#define IMX952_CLK_GPT3 169 +#define IMX952_CLK_GPT4 170 + +/* Clock GPR SEL */ +#define IMX952_CLK_GPR_SEL_EXT 171 +#define IMX952_CLK_GPR_SEL_A55C0 172 +#define IMX952_CLK_GPR_SEL_A55C1 173 +#define IMX952_CLK_GPR_SEL_A55C2 174 +#define IMX952_CLK_GPR_SEL_A55C3 175 +#define IMX952_CLK_GPR_SEL_A55P 176 +#define IMX952_CLK_GPR_SEL_DRAM 177 +#define IMX952_CLK_GPR_SEL_TEMPSENSE 178 + +/* Clock CGC */ +#define IMX952_CLK_CGC_NPU 179 +#define IMX952_CLK_CGC_GPU 180 +#define IMX952_CLK_CGC_CAMISI 181 +#define IMX952_CLK_CGC_CAMISP 182 +#define IMX952_CLK_CGC_CAMCSI0 183 +#define IMX952_CLK_CGC_CAMCSI1 184 +#define IMX952_CLK_CGC_CAMOCRAM 185 +#define IMX952_CLK_CGC_HSIOUSB 186 +#define IMX952_CLK_CGC_HSIOPCIE 187 +#define IMX952_CLK_CGC_DISPOCRAM 188 +#define IMX952_CLK_CGC_DISPSEERIS 189 +#define IMX952_CLK_CGC_DISPDSI 190 +#define IMX952_CLK_CGC_NOCGIC 191 +#define IMX952_CLK_CGC_NOCOCRAM 192 +#define IMX952_CLK_CGC_NETC 193 +#define IMX952_CLK_CGC_VPUENC 194 +#define IMX952_CLK_CGC_VPUJPEGENC 195 +#define IMX952_CLK_CGC_VPUJPEGDEC 196 +#define IMX952_CLK_CGC_VPUDEC 197 + +#endif diff --git a/arch/arm64/boot/dts/freescale/imx952-pinfunc.h b/arch/arm64/bo= ot/dts/freescale/imx952-pinfunc.h new file mode 100644 index 0000000000000000000000000000000000000000..debe6ede2d7038d6740dab993cf= 0619296b94e73 --- /dev/null +++ b/arch/arm64/boot/dts/freescale/imx952-pinfunc.h @@ -0,0 +1,867 @@ +/* SPDX-License-Identifier: (GPL-2.0-only OR MIT) */ +/* + * Copyright 2025 NXP + */ + +#ifndef __DTS_IMX952_PINFUNC_H__ +#define __DTS_IMX952_PINFUNC_H__ + +/* + * The pin function ID is a tuple of + * + */ +#define IMX952_PAD_DAP_TDI__WAKEUPMIX_TOP_TDI 0x00= 00 0x0230 0x05FC 0x00 0x00 +#define IMX952_PAD_DAP_TDI__NETCMIX_TOP_MQS2_LEFT 0x00= 00 0x0230 0x0000 0x01 0x00 +#define IMX952_PAD_DAP_TDI__NETCMIX_TOP_NETC_TMR_1588_ALARM1 0x00= 00 0x0230 0x0000 0x02 0x00 +#define IMX952_PAD_DAP_TDI__WAKEUPMIX_TOP_CAN2_TX 0x00= 00 0x0230 0x0000 0x03 0x00 +#define IMX952_PAD_DAP_TDI__WAKEUPMIX_TOP_FLEXIO2_FLEXIO_30 0x00= 00 0x0230 0x0000 0x04 0x00 +#define IMX952_PAD_DAP_TDI__WAKEUPMIX_TOP_GPIO3_IO_28 0x00= 00 0x0230 0x0000 0x05 0x00 +#define IMX952_PAD_DAP_TDI__WAKEUPMIX_TOP_LPUART5_RX 0x00= 00 0x0230 0x059C 0x06 0x00 + +#define IMX952_PAD_DAP_TMS_SWDIO__WAKEUPMIX_TOP_TMS 0x00= 04 0x0234 0x0600 0x00 0x00 +#define IMX952_PAD_DAP_TMS_SWDIO__WAKEUPMIX_TOP_FLEXIO2_FLEXIO_31 0x00= 04 0x0234 0x0000 0x04 0x00 +#define IMX952_PAD_DAP_TMS_SWDIO__WAKEUPMIX_TOP_GPIO3_IO_29 0x00= 04 0x0234 0x0000 0x05 0x00 +#define IMX952_PAD_DAP_TMS_SWDIO__WAKEUPMIX_TOP_LPUART5_RTS_B 0x00= 04 0x0234 0x0000 0x06 0x00 + +#define IMX952_PAD_DAP_TCLK_SWCLK__WAKEUPMIX_TOP_TCK 0x00= 08 0x0238 0x05F8 0x00 0x00 +#define IMX952_PAD_DAP_TCLK_SWCLK__WAKEUPMIX_TOP_FLEXIO1_FLEXIO_30 0x00= 08 0x0238 0x04B4 0x04 0x00 +#define IMX952_PAD_DAP_TCLK_SWCLK__WAKEUPMIX_TOP_GPIO3_IO_30 0x00= 08 0x0238 0x0000 0x05 0x00 +#define IMX952_PAD_DAP_TCLK_SWCLK__WAKEUPMIX_TOP_LPUART5_CTS_B 0x00= 08 0x0238 0x0598 0x06 0x00 + +#define IMX952_PAD_DAP_TDO_TRACESWO__WAKEUPMIX_TOP_TDO 0x00= 0C 0x023C 0x0000 0x00 0x00 +#define IMX952_PAD_DAP_TDO_TRACESWO__NETCMIX_TOP_MQS2_RIGHT 0x00= 0C 0x023C 0x0000 0x01 0x00 +#define IMX952_PAD_DAP_TDO_TRACESWO__NETCMIX_TOP_NETC_TMR_1588_ALARM2 0x00= 0C 0x023C 0x0000 0x02 0x00 +#define IMX952_PAD_DAP_TDO_TRACESWO__WAKEUPMIX_TOP_CAN2_RX 0x00= 0C 0x023C 0x04A4 0x03 0x00 +#define IMX952_PAD_DAP_TDO_TRACESWO__WAKEUPMIX_TOP_FLEXIO1_FLEXIO_31 0x00= 0C 0x023C 0x04B8 0x04 0x00 +#define IMX952_PAD_DAP_TDO_TRACESWO__WAKEUPMIX_TOP_GPIO3_IO_31 0x00= 0C 0x023C 0x0000 0x05 0x00 +#define IMX952_PAD_DAP_TDO_TRACESWO__WAKEUPMIX_TOP_LPUART5_TX 0x00= 0C 0x023C 0x05A0 0x06 0x00 + +#define IMX952_PAD_GPIO_IO00__WAKEUPMIX_TOP_GPIO2_IO_0 0x00= 10 0x0240 0x0000 0x00 0x00 +#define IMX952_PAD_GPIO_IO00__WAKEUPMIX_TOP_LPI2C3_SDA 0x00= 10 0x0240 0x0530 0x01 0x00 +#define IMX952_PAD_GPIO_IO00__WAKEUPMIX_TOP_GPTMUX_INOUT0 0x00= 10 0x0240 0x0000 0x03 0x00 +#define IMX952_PAD_GPIO_IO00__WAKEUPMIX_TOP_LPSPI6_PCS0 0x00= 10 0x0240 0x0000 0x04 0x00 +#define IMX952_PAD_GPIO_IO00__WAKEUPMIX_TOP_LPUART5_TX 0x00= 10 0x0240 0x05A0 0x05 0x01 +#define IMX952_PAD_GPIO_IO00__WAKEUPMIX_TOP_LPI2C5_SDA 0x00= 10 0x0240 0x0540 0x06 0x00 +#define IMX952_PAD_GPIO_IO00__WAKEUPMIX_TOP_FLEXIO1_FLEXIO_0 0x00= 10 0x0240 0x04BC 0x07 0x00 + +#define IMX952_PAD_GPIO_IO01__WAKEUPMIX_TOP_GPIO2_IO_1 0x00= 14 0x0244 0x0000 0x00 0x00 +#define IMX952_PAD_GPIO_IO01__WAKEUPMIX_TOP_LPI2C3_SCL 0x00= 14 0x0244 0x052C 0x01 0x00 +#define IMX952_PAD_GPIO_IO01__WAKEUPMIX_TOP_GPTMUX_INOUT1 0x00= 14 0x0244 0x0000 0x03 0x00 +#define IMX952_PAD_GPIO_IO01__WAKEUPMIX_TOP_LPSPI6_SIN 0x00= 14 0x0244 0x0000 0x04 0x00 +#define IMX952_PAD_GPIO_IO01__WAKEUPMIX_TOP_LPUART5_RX 0x00= 14 0x0244 0x059C 0x05 0x01 +#define IMX952_PAD_GPIO_IO01__WAKEUPMIX_TOP_LPI2C5_SCL 0x00= 14 0x0244 0x053C 0x06 0x00 +#define IMX952_PAD_GPIO_IO01__WAKEUPMIX_TOP_FLEXIO1_FLEXIO_1 0x00= 14 0x0244 0x04C0 0x07 0x00 + +#define IMX952_PAD_GPIO_IO02__WAKEUPMIX_TOP_GPIO2_IO_2 0x00= 18 0x0248 0x0000 0x00 0x00 +#define IMX952_PAD_GPIO_IO02__WAKEUPMIX_TOP_LPI2C4_SDA 0x00= 18 0x0248 0x0538 0x01 0x00 +#define IMX952_PAD_GPIO_IO02__WAKEUPMIX_TOP_GPTMUX_INOUT2 0x00= 18 0x0248 0x0000 0x03 0x00 +#define IMX952_PAD_GPIO_IO02__WAKEUPMIX_TOP_LPSPI6_SOUT 0x00= 18 0x0248 0x0000 0x04 0x00 +#define IMX952_PAD_GPIO_IO02__WAKEUPMIX_TOP_LPUART5_CTS_B 0x00= 18 0x0248 0x0598 0x05 0x01 +#define IMX952_PAD_GPIO_IO02__WAKEUPMIX_TOP_LPI2C6_SDA 0x00= 18 0x0248 0x0548 0x06 0x00 +#define IMX952_PAD_GPIO_IO02__WAKEUPMIX_TOP_FLEXIO1_FLEXIO_2 0x00= 18 0x0248 0x04C4 0x07 0x00 + +#define IMX952_PAD_GPIO_IO03__WAKEUPMIX_TOP_GPIO2_IO_3 0x00= 1C 0x024C 0x0000 0x00 0x00 +#define IMX952_PAD_GPIO_IO03__WAKEUPMIX_TOP_LPI2C4_SCL 0x00= 1C 0x024C 0x0534 0x01 0x00 +#define IMX952_PAD_GPIO_IO03__WAKEUPMIX_TOP_GPTMUX_INOUT3 0x00= 1C 0x024C 0x0000 0x03 0x00 +#define IMX952_PAD_GPIO_IO03__WAKEUPMIX_TOP_LPSPI6_SCK 0x00= 1C 0x024C 0x0000 0x04 0x00 +#define IMX952_PAD_GPIO_IO03__WAKEUPMIX_TOP_LPUART5_RTS_B 0x00= 1C 0x024C 0x0000 0x05 0x00 +#define IMX952_PAD_GPIO_IO03__WAKEUPMIX_TOP_LPI2C6_SCL 0x00= 1C 0x024C 0x0544 0x06 0x00 +#define IMX952_PAD_GPIO_IO03__WAKEUPMIX_TOP_FLEXIO1_FLEXIO_3 0x00= 1C 0x024C 0x04C8 0x07 0x00 + +#define IMX952_PAD_GPIO_IO04__WAKEUPMIX_TOP_GPIO2_IO_4 0x00= 20 0x0250 0x0000 0x00 0x00 +#define IMX952_PAD_GPIO_IO04__WAKEUPMIX_TOP_TPM3_CH0 0x00= 20 0x0250 0x0000 0x01 0x00 +#define IMX952_PAD_GPIO_IO04__AONMIX_TOP_PDM_CLK 0x00= 20 0x0250 0x0000 0x02 0x00 +#define IMX952_PAD_GPIO_IO04__WAKEUPMIX_TOP_GPTMUX_INOUT4 0x00= 20 0x0250 0x0000 0x03 0x00 +#define IMX952_PAD_GPIO_IO04__WAKEUPMIX_TOP_LPSPI7_PCS0 0x00= 20 0x0250 0x0000 0x04 0x00 +#define IMX952_PAD_GPIO_IO04__WAKEUPMIX_TOP_LPUART6_TX 0x00= 20 0x0250 0x05AC 0x05 0x00 +#define IMX952_PAD_GPIO_IO04__WAKEUPMIX_TOP_LPI2C6_SDA 0x00= 20 0x0250 0x0548 0x06 0x01 +#define IMX952_PAD_GPIO_IO04__WAKEUPMIX_TOP_FLEXIO1_FLEXIO_4 0x00= 20 0x0250 0x04CC 0x07 0x00 + +#define IMX952_PAD_GPIO_IO05__WAKEUPMIX_TOP_GPIO2_IO_5 0x00= 24 0x0254 0x0000 0x00 0x00 +#define IMX952_PAD_GPIO_IO05__WAKEUPMIX_TOP_TPM4_CH0 0x00= 24 0x0254 0x0000 0x01 0x00 +#define IMX952_PAD_GPIO_IO05__AONMIX_TOP_PDM_BIT_STREAM_0 0x00= 24 0x0254 0x0464 0x02 0x01 +#define IMX952_PAD_GPIO_IO05__WAKEUPMIX_TOP_GPTMUX_INOUT5 0x00= 24 0x0254 0x0000 0x03 0x00 +#define IMX952_PAD_GPIO_IO05__WAKEUPMIX_TOP_LPSPI7_SIN 0x00= 24 0x0254 0x0000 0x04 0x00 +#define IMX952_PAD_GPIO_IO05__WAKEUPMIX_TOP_LPUART6_RX 0x00= 24 0x0254 0x05A8 0x05 0x00 +#define IMX952_PAD_GPIO_IO05__WAKEUPMIX_TOP_LPI2C6_SCL 0x00= 24 0x0254 0x0544 0x06 0x01 +#define IMX952_PAD_GPIO_IO05__WAKEUPMIX_TOP_FLEXIO1_FLEXIO_5 0x00= 24 0x0254 0x04D0 0x07 0x00 + +#define IMX952_PAD_GPIO_IO06__WAKEUPMIX_TOP_GPIO2_IO_6 0x00= 28 0x0258 0x0000 0x00 0x00 +#define IMX952_PAD_GPIO_IO06__WAKEUPMIX_TOP_TPM5_CH0 0x00= 28 0x0258 0x0000 0x01 0x00 +#define IMX952_PAD_GPIO_IO06__AONMIX_TOP_PDM_BIT_STREAM_1 0x00= 28 0x0258 0x0468 0x02 0x01 +#define IMX952_PAD_GPIO_IO06__WAKEUPMIX_TOP_GPTMUX_INOUT6 0x00= 28 0x0258 0x0000 0x03 0x00 +#define IMX952_PAD_GPIO_IO06__WAKEUPMIX_TOP_LPSPI7_SOUT 0x00= 28 0x0258 0x0000 0x04 0x00 +#define IMX952_PAD_GPIO_IO06__WAKEUPMIX_TOP_LPUART6_CTS_B 0x00= 28 0x0258 0x05A4 0x05 0x00 +#define IMX952_PAD_GPIO_IO06__WAKEUPMIX_TOP_LPI2C7_SDA 0x00= 28 0x0258 0x0550 0x06 0x00 +#define IMX952_PAD_GPIO_IO06__WAKEUPMIX_TOP_FLEXIO1_FLEXIO_6 0x00= 28 0x0258 0x04D4 0x07 0x00 + +#define IMX952_PAD_GPIO_IO07__WAKEUPMIX_TOP_GPIO2_IO_7 0x00= 2C 0x025C 0x0000 0x00 0x00 +#define IMX952_PAD_GPIO_IO07__WAKEUPMIX_TOP_LPSPI3_PCS1 0x00= 2C 0x025C 0x0000 0x01 0x00 +#define IMX952_PAD_GPIO_IO07__WAKEUPMIX_TOP_GPTMUX_INOUT7 0x00= 2C 0x025C 0x0000 0x03 0x00 +#define IMX952_PAD_GPIO_IO07__WAKEUPMIX_TOP_LPSPI7_SCK 0x00= 2C 0x025C 0x0000 0x04 0x00 +#define IMX952_PAD_GPIO_IO07__WAKEUPMIX_TOP_LPUART6_RTS_B 0x00= 2C 0x025C 0x0000 0x05 0x00 +#define IMX952_PAD_GPIO_IO07__WAKEUPMIX_TOP_LPI2C7_SCL 0x00= 2C 0x025C 0x054C 0x06 0x00 +#define IMX952_PAD_GPIO_IO07__WAKEUPMIX_TOP_FLEXIO1_FLEXIO_7 0x00= 2C 0x025C 0x04D8 0x07 0x00 + +#define IMX952_PAD_GPIO_IO08__WAKEUPMIX_TOP_GPIO2_IO_8 0x00= 30 0x0260 0x0000 0x00 0x00 +#define IMX952_PAD_GPIO_IO08__WAKEUPMIX_TOP_LPSPI3_PCS0 0x00= 30 0x0260 0x0000 0x01 0x00 +#define IMX952_PAD_GPIO_IO08__WAKEUPMIX_TOP_GPTMUX_INOUT8 0x00= 30 0x0260 0x0000 0x03 0x00 +#define IMX952_PAD_GPIO_IO08__WAKEUPMIX_TOP_TPM6_CH0 0x00= 30 0x0260 0x0000 0x04 0x00 +#define IMX952_PAD_GPIO_IO08__WAKEUPMIX_TOP_LPUART7_TX 0x00= 30 0x0260 0x05B4 0x05 0x00 +#define IMX952_PAD_GPIO_IO08__WAKEUPMIX_TOP_LPI2C7_SDA 0x00= 30 0x0260 0x0550 0x06 0x01 +#define IMX952_PAD_GPIO_IO08__WAKEUPMIX_TOP_FLEXIO1_FLEXIO_8 0x00= 30 0x0260 0x04DC 0x07 0x00 + +#define IMX952_PAD_GPIO_IO09__WAKEUPMIX_TOP_GPIO2_IO_9 0x00= 34 0x0264 0x0000 0x00 0x00 +#define IMX952_PAD_GPIO_IO09__WAKEUPMIX_TOP_LPSPI3_SIN 0x00= 34 0x0264 0x0000 0x01 0x00 +#define IMX952_PAD_GPIO_IO09__WAKEUPMIX_TOP_GPTMUX_INOUT9 0x00= 34 0x0264 0x0000 0x03 0x00 +#define IMX952_PAD_GPIO_IO09__WAKEUPMIX_TOP_TPM3_EXTCLK 0x00= 34 0x0264 0x0000 0x04 0x00 +#define IMX952_PAD_GPIO_IO09__WAKEUPMIX_TOP_LPUART7_RX 0x00= 34 0x0264 0x05B0 0x05 0x00 +#define IMX952_PAD_GPIO_IO09__WAKEUPMIX_TOP_LPI2C7_SCL 0x00= 34 0x0264 0x054C 0x06 0x01 +#define IMX952_PAD_GPIO_IO09__WAKEUPMIX_TOP_FLEXIO1_FLEXIO_9 0x00= 34 0x0264 0x04E0 0x07 0x00 + +#define IMX952_PAD_GPIO_IO10__WAKEUPMIX_TOP_GPIO2_IO_10 0x00= 38 0x0268 0x0000 0x00 0x00 +#define IMX952_PAD_GPIO_IO10__WAKEUPMIX_TOP_LPSPI3_SOUT 0x00= 38 0x0268 0x0000 0x01 0x00 +#define IMX952_PAD_GPIO_IO10__WAKEUPMIX_TOP_GPTMUX_INOUT10 0x00= 38 0x0268 0x0000 0x03 0x00 +#define IMX952_PAD_GPIO_IO10__WAKEUPMIX_TOP_TPM4_EXTCLK 0x00= 38 0x0268 0x0000 0x04 0x00 +#define IMX952_PAD_GPIO_IO10__WAKEUPMIX_TOP_LPUART7_CTS_B 0x00= 38 0x0268 0x0000 0x05 0x00 +#define IMX952_PAD_GPIO_IO10__WAKEUPMIX_TOP_LPI2C8_SDA 0x00= 38 0x0268 0x0558 0x06 0x00 +#define IMX952_PAD_GPIO_IO10__WAKEUPMIX_TOP_FLEXIO1_FLEXIO_10 0x00= 38 0x0268 0x04E4 0x07 0x00 + +#define IMX952_PAD_GPIO_IO11__WAKEUPMIX_TOP_GPIO2_IO_11 0x00= 3C 0x026C 0x0000 0x00 0x00 +#define IMX952_PAD_GPIO_IO11__WAKEUPMIX_TOP_LPSPI3_SCK 0x00= 3C 0x026C 0x0000 0x01 0x00 +#define IMX952_PAD_GPIO_IO11__WAKEUPMIX_TOP_GPTMUX_INOUT11 0x00= 3C 0x026C 0x0000 0x03 0x00 +#define IMX952_PAD_GPIO_IO11__WAKEUPMIX_TOP_TPM5_EXTCLK 0x00= 3C 0x026C 0x0000 0x04 0x00 +#define IMX952_PAD_GPIO_IO11__WAKEUPMIX_TOP_LPUART7_RTS_B 0x00= 3C 0x026C 0x0000 0x05 0x00 +#define IMX952_PAD_GPIO_IO11__WAKEUPMIX_TOP_LPI2C8_SCL 0x00= 3C 0x026C 0x0554 0x06 0x00 +#define IMX952_PAD_GPIO_IO11__WAKEUPMIX_TOP_FLEXIO1_FLEXIO_11 0x00= 3C 0x026C 0x04E8 0x07 0x00 + +#define IMX952_PAD_GPIO_IO12__WAKEUPMIX_TOP_GPIO2_IO_12 0x00= 40 0x0270 0x0000 0x00 0x00 +#define IMX952_PAD_GPIO_IO12__WAKEUPMIX_TOP_TPM3_CH2 0x00= 40 0x0270 0x0000 0x01 0x00 +#define IMX952_PAD_GPIO_IO12__AONMIX_TOP_PDM_BIT_STREAM_2 0x00= 40 0x0270 0x046C 0x02 0x00 +#define IMX952_PAD_GPIO_IO12__WAKEUPMIX_TOP_FLEXIO1_FLEXIO_12 0x00= 40 0x0270 0x04EC 0x03 0x00 +#define IMX952_PAD_GPIO_IO12__WAKEUPMIX_TOP_LPSPI8_PCS0 0x00= 40 0x0270 0x0000 0x04 0x00 +#define IMX952_PAD_GPIO_IO12__WAKEUPMIX_TOP_LPUART8_TX 0x00= 40 0x0270 0x0000 0x05 0x00 +#define IMX952_PAD_GPIO_IO12__WAKEUPMIX_TOP_LPI2C8_SDA 0x00= 40 0x0270 0x0558 0x06 0x01 +#define IMX952_PAD_GPIO_IO12__WAKEUPMIX_TOP_SAI3_RX_SYNC 0x00= 40 0x0270 0x05BC 0x07 0x00 + +#define IMX952_PAD_GPIO_IO13__WAKEUPMIX_TOP_GPIO2_IO_13 0x00= 44 0x0274 0x0000 0x00 0x00 +#define IMX952_PAD_GPIO_IO13__WAKEUPMIX_TOP_TPM4_CH2 0x00= 44 0x0274 0x0000 0x01 0x00 +#define IMX952_PAD_GPIO_IO13__AONMIX_TOP_PDM_BIT_STREAM_3 0x00= 44 0x0274 0x0470 0x02 0x00 +#define IMX952_PAD_GPIO_IO13__WAKEUPMIX_TOP_LPSPI8_SIN 0x00= 44 0x0274 0x0000 0x04 0x00 +#define IMX952_PAD_GPIO_IO13__WAKEUPMIX_TOP_LPUART8_RX 0x00= 44 0x0274 0x0000 0x05 0x00 +#define IMX952_PAD_GPIO_IO13__WAKEUPMIX_TOP_LPI2C8_SCL 0x00= 44 0x0274 0x0554 0x06 0x01 +#define IMX952_PAD_GPIO_IO13__WAKEUPMIX_TOP_FLEXIO1_FLEXIO_13 0x00= 44 0x0274 0x04F0 0x07 0x00 + +#define IMX952_PAD_GPIO_IO14__WAKEUPMIX_TOP_GPIO2_IO_14 0x00= 48 0x0278 0x0000 0x00 0x00 +#define IMX952_PAD_GPIO_IO14__WAKEUPMIX_TOP_LPUART3_TX 0x00= 48 0x0278 0x0588 0x01 0x01 +#define IMX952_PAD_GPIO_IO14__WAKEUPMIX_TOP_LPSPI8_SOUT 0x00= 48 0x0278 0x0000 0x04 0x00 +#define IMX952_PAD_GPIO_IO14__WAKEUPMIX_TOP_LPUART8_CTS_B 0x00= 48 0x0278 0x0000 0x05 0x00 +#define IMX952_PAD_GPIO_IO14__WAKEUPMIX_TOP_LPUART4_TX 0x00= 48 0x0278 0x0594 0x06 0x01 +#define IMX952_PAD_GPIO_IO14__WAKEUPMIX_TOP_FLEXIO1_FLEXIO_14 0x00= 48 0x0278 0x04F4 0x07 0x00 + +#define IMX952_PAD_GPIO_IO15__WAKEUPMIX_TOP_GPIO2_IO_15 0x00= 4C 0x027C 0x0000 0x00 0x00 +#define IMX952_PAD_GPIO_IO15__WAKEUPMIX_TOP_LPUART3_RX 0x00= 4C 0x027C 0x0584 0x01 0x01 +#define IMX952_PAD_GPIO_IO15__WAKEUPMIX_TOP_XSPI1_INTFA_B 0x00= 4C 0x027C 0x0624 0x03 0x00 +#define IMX952_PAD_GPIO_IO15__WAKEUPMIX_TOP_LPSPI8_SCK 0x00= 4C 0x027C 0x0000 0x04 0x00 +#define IMX952_PAD_GPIO_IO15__WAKEUPMIX_TOP_LPUART8_RTS_B 0x00= 4C 0x027C 0x0000 0x05 0x00 +#define IMX952_PAD_GPIO_IO15__WAKEUPMIX_TOP_LPUART4_RX 0x00= 4C 0x027C 0x0590 0x06 0x01 +#define IMX952_PAD_GPIO_IO15__WAKEUPMIX_TOP_FLEXIO1_FLEXIO_15 0x00= 4C 0x027C 0x04F8 0x07 0x00 + +#define IMX952_PAD_GPIO_IO16__WAKEUPMIX_TOP_GPIO2_IO_16 0x00= 50 0x0280 0x0000 0x00 0x00 +#define IMX952_PAD_GPIO_IO16__WAKEUPMIX_TOP_AUDMIX_TDM_OUT_TXBCLK 0x00= 50 0x0280 0x0000 0x01 0x00 +#define IMX952_PAD_GPIO_IO16__AONMIX_TOP_PDM_BIT_STREAM_2 0x00= 50 0x0280 0x046C 0x02 0x01 +#define IMX952_PAD_GPIO_IO16__WAKEUPMIX_TOP_LPUART3_CTS_B 0x00= 50 0x0280 0x0580 0x04 0x01 +#define IMX952_PAD_GPIO_IO16__WAKEUPMIX_TOP_LPSPI4_PCS2 0x00= 50 0x0280 0x0564 0x05 0x00 +#define IMX952_PAD_GPIO_IO16__WAKEUPMIX_TOP_LPUART4_CTS_B 0x00= 50 0x0280 0x058C 0x06 0x01 +#define IMX952_PAD_GPIO_IO16__WAKEUPMIX_TOP_FLEXIO1_FLEXIO_16 0x00= 50 0x0280 0x04FC 0x07 0x00 + +#define IMX952_PAD_GPIO_IO17__WAKEUPMIX_TOP_GPIO2_IO_17 0x00= 54 0x0284 0x0000 0x00 0x00 +#define IMX952_PAD_GPIO_IO17__WAKEUPMIX_TOP_SAI3_MCLK 0x00= 54 0x0284 0x0000 0x01 0x00 +#define IMX952_PAD_GPIO_IO17__WAKEUPMIX_TOP_LPUART3_RTS_B 0x00= 54 0x0284 0x0000 0x04 0x00 +#define IMX952_PAD_GPIO_IO17__WAKEUPMIX_TOP_LPSPI4_PCS1 0x00= 54 0x0284 0x0560 0x05 0x00 +#define IMX952_PAD_GPIO_IO17__WAKEUPMIX_TOP_LPUART4_RTS_B 0x00= 54 0x0284 0x0000 0x06 0x00 +#define IMX952_PAD_GPIO_IO17__WAKEUPMIX_TOP_FLEXIO1_FLEXIO_17 0x00= 54 0x0284 0x0500 0x07 0x00 + +#define IMX952_PAD_GPIO_IO18__WAKEUPMIX_TOP_GPIO2_IO_18 0x00= 58 0x0288 0x0000 0x00 0x00 +#define IMX952_PAD_GPIO_IO18__WAKEUPMIX_TOP_SAI3_RX_BCLK 0x00= 58 0x0288 0x05B8 0x01 0x00 +#define IMX952_PAD_GPIO_IO18__WAKEUPMIX_TOP_LPSPI5_PCS0 0x00= 58 0x0288 0x0000 0x04 0x00 +#define IMX952_PAD_GPIO_IO18__WAKEUPMIX_TOP_LPSPI4_PCS0 0x00= 58 0x0288 0x055C 0x05 0x00 +#define IMX952_PAD_GPIO_IO18__WAKEUPMIX_TOP_TPM5_CH2 0x00= 58 0x0288 0x0000 0x06 0x00 +#define IMX952_PAD_GPIO_IO18__WAKEUPMIX_TOP_FLEXIO1_FLEXIO_18 0x00= 58 0x0288 0x0504 0x07 0x00 + +#define IMX952_PAD_GPIO_IO19__WAKEUPMIX_TOP_GPIO2_IO_19 0x00= 5C 0x028C 0x0000 0x00 0x00 +#define IMX952_PAD_GPIO_IO19__WAKEUPMIX_TOP_SAI3_RX_SYNC 0x00= 5C 0x028C 0x05BC 0x01 0x01 +#define IMX952_PAD_GPIO_IO19__AONMIX_TOP_PDM_BIT_STREAM_3 0x00= 5C 0x028C 0x0470 0x02 0x01 +#define IMX952_PAD_GPIO_IO19__WAKEUPMIX_TOP_FLEXIO1_FLEXIO_19 0x00= 5C 0x028C 0x0508 0x03 0x00 +#define IMX952_PAD_GPIO_IO19__WAKEUPMIX_TOP_LPSPI5_SIN 0x00= 5C 0x028C 0x0000 0x04 0x00 +#define IMX952_PAD_GPIO_IO19__WAKEUPMIX_TOP_LPSPI4_SIN 0x00= 5C 0x028C 0x056C 0x05 0x00 +#define IMX952_PAD_GPIO_IO19__WAKEUPMIX_TOP_TPM6_CH2 0x00= 5C 0x028C 0x0000 0x06 0x00 +#define IMX952_PAD_GPIO_IO19__WAKEUPMIX_TOP_AUDMIX_TDM_OUT_TXDATA 0x00= 5C 0x028C 0x05F4 0x07 0x00 + +#define IMX952_PAD_GPIO_IO20__WAKEUPMIX_TOP_GPIO2_IO_20 0x00= 60 0x0290 0x0000 0x00 0x00 +#define IMX952_PAD_GPIO_IO20__WAKEUPMIX_TOP_SAI3_RX_DATA_0 0x00= 60 0x0290 0x0000 0x01 0x00 +#define IMX952_PAD_GPIO_IO20__AONMIX_TOP_PDM_BIT_STREAM_0 0x00= 60 0x0290 0x0464 0x02 0x02 +#define IMX952_PAD_GPIO_IO20__WAKEUPMIX_TOP_LPSPI5_SOUT 0x00= 60 0x0290 0x0000 0x04 0x00 +#define IMX952_PAD_GPIO_IO20__WAKEUPMIX_TOP_LPSPI4_SOUT 0x00= 60 0x0290 0x0570 0x05 0x00 +#define IMX952_PAD_GPIO_IO20__WAKEUPMIX_TOP_TPM3_CH1 0x00= 60 0x0290 0x0000 0x06 0x00 +#define IMX952_PAD_GPIO_IO20__WAKEUPMIX_TOP_FLEXIO1_FLEXIO_20 0x00= 60 0x0290 0x050C 0x07 0x00 + +#define IMX952_PAD_GPIO_IO21__WAKEUPMIX_TOP_GPIO2_IO_21 0x00= 64 0x0294 0x0000 0x00 0x00 +#define IMX952_PAD_GPIO_IO21__WAKEUPMIX_TOP_AUDMIX_TDM_OUT_TXDATA 0x00= 64 0x0294 0x05F4 0x01 0x01 +#define IMX952_PAD_GPIO_IO21__AONMIX_TOP_PDM_CLK 0x00= 64 0x0294 0x0000 0x02 0x00 +#define IMX952_PAD_GPIO_IO21__WAKEUPMIX_TOP_FLEXIO1_FLEXIO_21 0x00= 64 0x0294 0x0510 0x03 0x00 +#define IMX952_PAD_GPIO_IO21__WAKEUPMIX_TOP_LPSPI5_SCK 0x00= 64 0x0294 0x0000 0x04 0x00 +#define IMX952_PAD_GPIO_IO21__WAKEUPMIX_TOP_LPSPI4_SCK 0x00= 64 0x0294 0x0568 0x05 0x00 +#define IMX952_PAD_GPIO_IO21__WAKEUPMIX_TOP_TPM4_CH1 0x00= 64 0x0294 0x0000 0x06 0x00 +#define IMX952_PAD_GPIO_IO21__WAKEUPMIX_TOP_SAI3_RX_BCLK 0x00= 64 0x0294 0x05B8 0x07 0x01 + +#define IMX952_PAD_GPIO_IO22__WAKEUPMIX_TOP_GPIO2_IO_22 0x00= 68 0x0298 0x0000 0x00 0x00 +#define IMX952_PAD_GPIO_IO22__WAKEUPMIX_TOP_USDHC3_CLK 0x00= 68 0x0298 0x0604 0x01 0x00 +#define IMX952_PAD_GPIO_IO22__HSIOMIX_TOP_USB1_OTG_OC 0x00= 68 0x0298 0x047C 0x03 0x01 +#define IMX952_PAD_GPIO_IO22__WAKEUPMIX_TOP_TPM5_CH1 0x00= 68 0x0298 0x0000 0x04 0x00 +#define IMX952_PAD_GPIO_IO22__WAKEUPMIX_TOP_TPM6_EXTCLK 0x00= 68 0x0298 0x0000 0x05 0x00 +#define IMX952_PAD_GPIO_IO22__WAKEUPMIX_TOP_LPI2C5_SDA 0x00= 68 0x0298 0x0540 0x06 0x01 +#define IMX952_PAD_GPIO_IO22__WAKEUPMIX_TOP_FLEXIO1_FLEXIO_22 0x00= 68 0x0298 0x0514 0x07 0x00 + +#define IMX952_PAD_GPIO_IO23__WAKEUPMIX_TOP_GPIO2_IO_23 0x00= 6C 0x029C 0x0000 0x00 0x00 +#define IMX952_PAD_GPIO_IO23__WAKEUPMIX_TOP_USDHC3_CMD 0x00= 6C 0x029C 0x0608 0x01 0x00 +#define IMX952_PAD_GPIO_IO23__HSIOMIX_TOP_USB2_OTG_OC 0x00= 6C 0x029C 0x0480 0x03 0x01 +#define IMX952_PAD_GPIO_IO23__WAKEUPMIX_TOP_TPM6_CH1 0x00= 6C 0x029C 0x0000 0x04 0x00 +#define IMX952_PAD_GPIO_IO23__WAKEUPMIX_TOP_LPI2C5_SCL 0x00= 6C 0x029C 0x053C 0x06 0x01 +#define IMX952_PAD_GPIO_IO23__WAKEUPMIX_TOP_FLEXIO1_FLEXIO_23 0x00= 6C 0x029C 0x0518 0x07 0x00 + +#define IMX952_PAD_GPIO_IO24__WAKEUPMIX_TOP_GPIO2_IO_24 0x00= 70 0x02A0 0x0000 0x00 0x00 +#define IMX952_PAD_GPIO_IO24__WAKEUPMIX_TOP_USDHC3_DATA0 0x00= 70 0x02A0 0x060C 0x01 0x00 +#define IMX952_PAD_GPIO_IO24__HSIOMIX_TOP_USB1_OTG_PWR 0x00= 70 0x02A0 0x0000 0x03 0x00 +#define IMX952_PAD_GPIO_IO24__WAKEUPMIX_TOP_TPM3_CH3 0x00= 70 0x02A0 0x0000 0x04 0x00 +#define IMX952_PAD_GPIO_IO24__WAKEUPMIX_TOP_TDO 0x00= 70 0x02A0 0x0000 0x05 0x00 +#define IMX952_PAD_GPIO_IO24__WAKEUPMIX_TOP_LPSPI6_PCS1 0x00= 70 0x02A0 0x0000 0x06 0x00 +#define IMX952_PAD_GPIO_IO24__WAKEUPMIX_TOP_FLEXIO1_FLEXIO_24 0x00= 70 0x02A0 0x051C 0x07 0x00 + +#define IMX952_PAD_GPIO_IO25__WAKEUPMIX_TOP_GPIO2_IO_25 0x00= 74 0x02A4 0x0000 0x00 0x00 +#define IMX952_PAD_GPIO_IO25__WAKEUPMIX_TOP_USDHC3_DATA1 0x00= 74 0x02A4 0x0610 0x01 0x00 +#define IMX952_PAD_GPIO_IO25__WAKEUPMIX_TOP_CAN2_TX 0x00= 74 0x02A4 0x0000 0x02 0x00 +#define IMX952_PAD_GPIO_IO25__HSIOMIX_TOP_USB2_OTG_PWR 0x00= 74 0x02A4 0x0000 0x03 0x00 +#define IMX952_PAD_GPIO_IO25__WAKEUPMIX_TOP_TPM4_CH3 0x00= 74 0x02A4 0x0000 0x04 0x00 +#define IMX952_PAD_GPIO_IO25__WAKEUPMIX_TOP_TCK 0x00= 74 0x02A4 0x05F8 0x05 0x01 +#define IMX952_PAD_GPIO_IO25__WAKEUPMIX_TOP_LPSPI7_PCS1 0x00= 74 0x02A4 0x0000 0x06 0x00 +#define IMX952_PAD_GPIO_IO25__WAKEUPMIX_TOP_FLEXIO1_FLEXIO_25 0x00= 74 0x02A4 0x0520 0x07 0x00 + +#define IMX952_PAD_GPIO_IO26__WAKEUPMIX_TOP_GPIO2_IO_26 0x00= 78 0x02A8 0x0000 0x00 0x00 +#define IMX952_PAD_GPIO_IO26__WAKEUPMIX_TOP_USDHC3_DATA2 0x00= 78 0x02A8 0x0614 0x01 0x00 +#define IMX952_PAD_GPIO_IO26__AONMIX_TOP_PDM_BIT_STREAM_1 0x00= 78 0x02A8 0x0468 0x02 0x02 +#define IMX952_PAD_GPIO_IO26__WAKEUPMIX_TOP_FLEXIO1_FLEXIO_26 0x00= 78 0x02A8 0x04AC 0x03 0x01 +#define IMX952_PAD_GPIO_IO26__WAKEUPMIX_TOP_TPM5_CH3 0x00= 78 0x02A8 0x0000 0x04 0x00 +#define IMX952_PAD_GPIO_IO26__WAKEUPMIX_TOP_TDI 0x00= 78 0x02A8 0x05FC 0x05 0x01 +#define IMX952_PAD_GPIO_IO26__WAKEUPMIX_TOP_LPSPI8_PCS1 0x00= 78 0x02A8 0x0000 0x06 0x00 +#define IMX952_PAD_GPIO_IO26__WAKEUPMIX_TOP_AUDMIX_TDM_OUT_TXSYNC 0x00= 78 0x02A8 0x0000 0x07 0x00 + +#define IMX952_PAD_GPIO_IO27__WAKEUPMIX_TOP_GPIO2_IO_27 0x00= 7C 0x02AC 0x0000 0x00 0x00 +#define IMX952_PAD_GPIO_IO27__WAKEUPMIX_TOP_USDHC3_DATA3 0x00= 7C 0x02AC 0x0618 0x01 0x00 +#define IMX952_PAD_GPIO_IO27__WAKEUPMIX_TOP_CAN2_RX 0x00= 7C 0x02AC 0x04A4 0x02 0x02 +#define IMX952_PAD_GPIO_IO27__WAKEUPMIX_TOP_TPM6_CH3 0x00= 7C 0x02AC 0x0000 0x04 0x00 +#define IMX952_PAD_GPIO_IO27__WAKEUPMIX_TOP_TMS 0x00= 7C 0x02AC 0x0600 0x05 0x01 +#define IMX952_PAD_GPIO_IO27__WAKEUPMIX_TOP_LPSPI5_PCS1 0x00= 7C 0x02AC 0x0000 0x06 0x00 +#define IMX952_PAD_GPIO_IO27__WAKEUPMIX_TOP_FLEXIO1_FLEXIO_27 0x00= 7C 0x02AC 0x04B0 0x07 0x01 + +#define IMX952_PAD_GPIO_IO28__WAKEUPMIX_TOP_GPIO2_IO_28 0x00= 80 0x02B0 0x0000 0x00 0x00 +#define IMX952_PAD_GPIO_IO28__WAKEUPMIX_TOP_LPI2C3_SDA 0x00= 80 0x02B0 0x0530 0x01 0x01 +#define IMX952_PAD_GPIO_IO28__WAKEUPMIX_TOP_CAN3_TX 0x00= 80 0x02B0 0x0000 0x02 0x00 +#define IMX952_PAD_GPIO_IO28__WAKEUPMIX_TOP_FLEXIO1_FLEXIO_28 0x00= 80 0x02B0 0x0000 0x07 0x00 + +#define IMX952_PAD_GPIO_IO29__WAKEUPMIX_TOP_GPIO2_IO_29 0x00= 84 0x02B4 0x0000 0x00 0x00 +#define IMX952_PAD_GPIO_IO29__WAKEUPMIX_TOP_LPI2C3_SCL 0x00= 84 0x02B4 0x052C 0x01 0x01 +#define IMX952_PAD_GPIO_IO29__WAKEUPMIX_TOP_CAN3_RX 0x00= 84 0x02B4 0x04A8 0x02 0x01 +#define IMX952_PAD_GPIO_IO29__WAKEUPMIX_TOP_FLEXIO1_FLEXIO_29 0x00= 84 0x02B4 0x0000 0x07 0x00 + +#define IMX952_PAD_GPIO_IO30__WAKEUPMIX_TOP_GPIO2_IO_30 0x00= 88 0x02B8 0x0000 0x00 0x00 +#define IMX952_PAD_GPIO_IO30__WAKEUPMIX_TOP_LPI2C4_SDA 0x00= 88 0x02B8 0x0538 0x01 0x01 +#define IMX952_PAD_GPIO_IO30__WAKEUPMIX_TOP_FLEXIO1_FLEXIO_30 0x00= 88 0x02B8 0x04B4 0x07 0x01 + +#define IMX952_PAD_GPIO_IO31__WAKEUPMIX_TOP_GPIO2_IO_31 0x00= 8C 0x02BC 0x0000 0x00 0x00 +#define IMX952_PAD_GPIO_IO31__WAKEUPMIX_TOP_LPI2C4_SCL 0x00= 8C 0x02BC 0x0534 0x01 0x01 +#define IMX952_PAD_GPIO_IO31__WAKEUPMIX_TOP_FLEXIO1_FLEXIO_31 0x00= 8C 0x02BC 0x04B8 0x07 0x01 + +#define IMX952_PAD_GPIO_IO32__WAKEUPMIX_TOP_GPIO5_IO_12 0x00= 90 0x02C0 0x0000 0x00 0x00 +#define IMX952_PAD_GPIO_IO32__HSIOMIX_TOP_PCIE1_CLKREQ_B 0x00= 90 0x02C0 0x0000 0x01 0x00 +#define IMX952_PAD_GPIO_IO32__WAKEUPMIX_TOP_LPUART6_TX 0x00= 90 0x02C0 0x05AC 0x02 0x01 +#define IMX952_PAD_GPIO_IO32__WAKEUPMIX_TOP_LPSPI4_PCS2 0x00= 90 0x02C0 0x0564 0x04 0x01 + +#define IMX952_PAD_GPIO_IO33__WAKEUPMIX_TOP_GPIO5_IO_13 0x00= 94 0x02C4 0x0000 0x00 0x00 +#define IMX952_PAD_GPIO_IO33__WAKEUPMIX_TOP_LPUART6_RX 0x00= 94 0x02C4 0x05A8 0x02 0x01 +#define IMX952_PAD_GPIO_IO33__WAKEUPMIX_TOP_LPSPI4_PCS1 0x00= 94 0x02C4 0x0560 0x04 0x01 + +#define IMX952_PAD_GPIO_IO34__WAKEUPMIX_TOP_GPIO5_IO_14 0x00= 98 0x02C8 0x0000 0x00 0x00 +#define IMX952_PAD_GPIO_IO34__WAKEUPMIX_TOP_LPUART6_CTS_B 0x00= 98 0x02C8 0x05A4 0x02 0x01 +#define IMX952_PAD_GPIO_IO34__WAKEUPMIX_TOP_LPSPI4_PCS0 0x00= 98 0x02C8 0x055C 0x04 0x01 + +#define IMX952_PAD_GPIO_IO35__WAKEUPMIX_TOP_GPIO5_IO_15 0x00= 9C 0x02CC 0x0000 0x00 0x00 +#define IMX952_PAD_GPIO_IO35__WAKEUPMIX_TOP_LPUART6_RTS_B 0x00= 9C 0x02CC 0x0000 0x02 0x00 +#define IMX952_PAD_GPIO_IO35__WAKEUPMIX_TOP_LPSPI4_SIN 0x00= 9C 0x02CC 0x056C 0x04 0x01 + +#define IMX952_PAD_GPIO_IO36__WAKEUPMIX_TOP_LPSPI4_SOUT 0x00= A0 0x02D0 0x0570 0x04 0x01 +#define IMX952_PAD_GPIO_IO36__WAKEUPMIX_TOP_GPIO5_IO_16 0x00= A0 0x02D0 0x0000 0x00 0x00 +#define IMX952_PAD_GPIO_IO36__WAKEUPMIX_TOP_LPUART7_TX 0x00= A0 0x02D0 0x05B4 0x02 0x01 + +#define IMX952_PAD_GPIO_IO37__WAKEUPMIX_TOP_GPIO5_IO_17 0x00= A4 0x02D4 0x0000 0x00 0x00 +#define IMX952_PAD_GPIO_IO37__WAKEUPMIX_TOP_LPUART7_RX 0x00= A4 0x02D4 0x05B0 0x02 0x01 +#define IMX952_PAD_GPIO_IO37__WAKEUPMIX_TOP_LPSPI4_SCK 0x00= A4 0x02D4 0x0568 0x04 0x01 + +#define IMX952_PAD_CCM_CLKO1__CCMSRCGPCMIX_TOP_CLKO_1 0x00= D4 0x0304 0x0000 0x00 0x00 +#define IMX952_PAD_CCM_CLKO1__NETCMIX_TOP_NETC_TMR_1588_TRIG1 0x00= D4 0x0304 0x0494 0x01 0x00 +#define IMX952_PAD_CCM_CLKO1__WAKEUPMIX_TOP_FLEXIO1_FLEXIO_26 0x00= D4 0x0304 0x04AC 0x04 0x00 +#define IMX952_PAD_CCM_CLKO1__WAKEUPMIX_TOP_GPIO3_IO_26 0x00= D4 0x0304 0x0000 0x05 0x00 + +#define IMX952_PAD_CCM_CLKO2__WAKEUPMIX_TOP_GPIO3_IO_27 0x00= D8 0x0308 0x0000 0x05 0x00 +#define IMX952_PAD_CCM_CLKO2__CCMSRCGPCMIX_TOP_CLKO_2 0x00= D8 0x0308 0x0000 0x00 0x00 +#define IMX952_PAD_CCM_CLKO2__NETCMIX_TOP_NETC_TMR_1588_PP1 0x00= D8 0x0308 0x0000 0x01 0x00 +#define IMX952_PAD_CCM_CLKO2__WAKEUPMIX_TOP_FLEXIO1_FLEXIO_27 0x00= D8 0x0308 0x04B0 0x04 0x00 + +#define IMX952_PAD_CCM_CLKO3__CCMSRCGPCMIX_TOP_CLKO_3 0x00= DC 0x030C 0x0000 0x00 0x00 +#define IMX952_PAD_CCM_CLKO3__NETCMIX_TOP_NETC_TMR_1588_TRIG2 0x00= DC 0x030C 0x0498 0x01 0x00 +#define IMX952_PAD_CCM_CLKO3__WAKEUPMIX_TOP_CAN3_TX 0x00= DC 0x030C 0x0000 0x02 0x00 +#define IMX952_PAD_CCM_CLKO3__WAKEUPMIX_TOP_FLEXIO2_FLEXIO_28 0x00= DC 0x030C 0x0000 0x04 0x00 +#define IMX952_PAD_CCM_CLKO3__WAKEUPMIX_TOP_GPIO4_IO_28 0x00= DC 0x030C 0x0000 0x05 0x00 + +#define IMX952_PAD_CCM_CLKO4__CCMSRCGPCMIX_TOP_CLKO_4 0x00= E0 0x0310 0x0000 0x00 0x00 +#define IMX952_PAD_CCM_CLKO4__NETCMIX_TOP_NETC_TMR_1588_PP2 0x00= E0 0x0310 0x0000 0x01 0x00 +#define IMX952_PAD_CCM_CLKO4__WAKEUPMIX_TOP_CAN3_RX 0x00= E0 0x0310 0x04A8 0x02 0x00 +#define IMX952_PAD_CCM_CLKO4__WAKEUPMIX_TOP_FLEXIO2_FLEXIO_29 0x00= E0 0x0310 0x0000 0x04 0x00 +#define IMX952_PAD_CCM_CLKO4__WAKEUPMIX_TOP_GPIO4_IO_29 0x00= E0 0x0310 0x0000 0x05 0x00 + +#define IMX952_PAD_ENET1_MDC__NETCMIX_TOP_NETC_MDC 0x00= E4 0x0314 0x0484 0x00 0x00 +#define IMX952_PAD_ENET1_MDC__WAKEUPMIX_TOP_LPUART3_DCD_B 0x00= E4 0x0314 0x0000 0x01 0x00 +#define IMX952_PAD_ENET1_MDC__WAKEUPMIX_TOP_I3C2_SCL 0x00= E4 0x0314 0x0524 0x02 0x00 +#define IMX952_PAD_ENET1_MDC__HSIOMIX_TOP_USB1_OTG_ID 0x00= E4 0x0314 0x0000 0x03 0x00 +#define IMX952_PAD_ENET1_MDC__WAKEUPMIX_TOP_FLEXIO2_FLEXIO_0 0x00= E4 0x0314 0x0000 0x04 0x00 +#define IMX952_PAD_ENET1_MDC__WAKEUPMIX_TOP_GPIO4_IO_0 0x00= E4 0x0314 0x0000 0x05 0x00 + +#define IMX952_PAD_ENET1_MDIO__NETCMIX_TOP_NETC_MDIO 0x00= E8 0x0318 0x0488 0x00 0x00 +#define IMX952_PAD_ENET1_MDIO__WAKEUPMIX_TOP_LPUART3_RIN_B 0x00= E8 0x0318 0x0000 0x01 0x00 +#define IMX952_PAD_ENET1_MDIO__WAKEUPMIX_TOP_I3C2_SDA 0x00= E8 0x0318 0x0528 0x02 0x00 +#define IMX952_PAD_ENET1_MDIO__HSIOMIX_TOP_USB1_OTG_PWR 0x00= E8 0x0318 0x0000 0x03 0x00 +#define IMX952_PAD_ENET1_MDIO__WAKEUPMIX_TOP_FLEXIO2_FLEXIO_1 0x00= E8 0x0318 0x0000 0x04 0x00 +#define IMX952_PAD_ENET1_MDIO__WAKEUPMIX_TOP_GPIO4_IO_1 0x00= E8 0x0318 0x0000 0x05 0x00 + +#define IMX952_PAD_ENET1_TD3__NETCMIX_TOP_ETH0_RGMII_TD3 0x00= EC 0x031C 0x0000 0x00 0x00 +#define IMX952_PAD_ENET1_TD3__WAKEUPMIX_TOP_CAN2_TX 0x00= EC 0x031C 0x0000 0x02 0x00 +#define IMX952_PAD_ENET1_TD3__HSIOMIX_TOP_USB2_OTG_ID 0x00= EC 0x031C 0x0000 0x03 0x00 +#define IMX952_PAD_ENET1_TD3__WAKEUPMIX_TOP_FLEXIO2_FLEXIO_2 0x00= EC 0x031C 0x0000 0x04 0x00 +#define IMX952_PAD_ENET1_TD3__WAKEUPMIX_TOP_GPIO4_IO_2 0x00= EC 0x031C 0x0000 0x05 0x00 + +#define IMX952_PAD_ENET1_TD2__NETCMIX_TOP_ETH0_RGMII_TD2 0x00= F0 0x0320 0x0000 0x00 0x00 +#define IMX952_PAD_ENET1_TD2__NETCMIX_TOP_ETH0_RMII_REF50_CLK 0x00= F0 0x0320 0x0000 0x01 0x00 +#define IMX952_PAD_ENET1_TD2__WAKEUPMIX_TOP_CAN2_RX 0x00= F0 0x0320 0x04A4 0x02 0x01 +#define IMX952_PAD_ENET1_TD2__HSIOMIX_TOP_USB2_OTG_OC 0x00= F0 0x0320 0x0480 0x03 0x00 +#define IMX952_PAD_ENET1_TD2__WAKEUPMIX_TOP_FLEXIO2_FLEXIO_3 0x00= F0 0x0320 0x0000 0x04 0x00 +#define IMX952_PAD_ENET1_TD2__WAKEUPMIX_TOP_GPIO4_IO_3 0x00= F0 0x0320 0x0000 0x05 0x00 + +#define IMX952_PAD_ENET1_TD1__NETCMIX_TOP_ETH0_RGMII_TD1 0x00= F4 0x0324 0x0000 0x00 0x00 +#define IMX952_PAD_ENET1_TD1__WAKEUPMIX_TOP_LPUART3_RTS_B 0x00= F4 0x0324 0x0000 0x01 0x00 +#define IMX952_PAD_ENET1_TD1__WAKEUPMIX_TOP_I3C2_PUR 0x00= F4 0x0324 0x0000 0x02 0x00 +#define IMX952_PAD_ENET1_TD1__HSIOMIX_TOP_USB1_OTG_OC 0x00= F4 0x0324 0x047C 0x03 0x00 +#define IMX952_PAD_ENET1_TD1__WAKEUPMIX_TOP_FLEXIO2_FLEXIO_4 0x00= F4 0x0324 0x0000 0x04 0x00 +#define IMX952_PAD_ENET1_TD1__WAKEUPMIX_TOP_GPIO4_IO_4 0x00= F4 0x0324 0x0000 0x05 0x00 +#define IMX952_PAD_ENET1_TD1__WAKEUPMIX_TOP_I3C2_PUR_B 0x00= F4 0x0324 0x0000 0x06 0x00 +#define IMX952_PAD_ENET1_TD1__NETCMIX_TOP_ETH0_RMII_TXD1 0x00= F4 0x0324 0x0000 0x07 0x00 + +#define IMX952_PAD_ENET1_TD0__NETCMIX_TOP_ETH0_RGMII_TD0 0x00= F8 0x0328 0x0000 0x00 0x00 +#define IMX952_PAD_ENET1_TD0__WAKEUPMIX_TOP_LPUART3_TX 0x00= F8 0x0328 0x0588 0x01 0x00 +#define IMX952_PAD_ENET1_TD0__NETCMIX_TOP_ETH0_RMII_TXD0 0x00= F8 0x0328 0x0000 0x02 0x00 +#define IMX952_PAD_ENET1_TD0__WAKEUPMIX_TOP_FLEXIO2_FLEXIO_5 0x00= F8 0x0328 0x0000 0x04 0x00 +#define IMX952_PAD_ENET1_TD0__WAKEUPMIX_TOP_GPIO4_IO_5 0x00= F8 0x0328 0x0000 0x05 0x00 + +#define IMX952_PAD_ENET1_TX_CTL__NETCMIX_TOP_ETH0_RGMII_TX_CTL 0x00= FC 0x032C 0x0000 0x00 0x00 +#define IMX952_PAD_ENET1_TX_CTL__WAKEUPMIX_TOP_LPUART3_DTR_B 0x00= FC 0x032C 0x0000 0x01 0x00 +#define IMX952_PAD_ENET1_TX_CTL__NETCMIX_TOP_ETH0_RMII_TX_EN 0x00= FC 0x032C 0x0000 0x02 0x00 +#define IMX952_PAD_ENET1_TX_CTL__WAKEUPMIX_TOP_FLEXIO2_FLEXIO_6 0x00= FC 0x032C 0x0000 0x04 0x00 +#define IMX952_PAD_ENET1_TX_CTL__WAKEUPMIX_TOP_GPIO4_IO_6 0x00= FC 0x032C 0x0000 0x05 0x00 + +#define IMX952_PAD_ENET1_TXC__NETCMIX_TOP_ETH0_RGMII_TX_CLK 0x01= 00 0x0330 0x0000 0x00 0x00 +#define IMX952_PAD_ENET1_TXC__NETCMIX_TOP_ETH0_RMII_REF50_CLK_OUT 0x01= 00 0x0330 0x0000 0x01 0x00 +#define IMX952_PAD_ENET1_TXC__WAKEUPMIX_TOP_FLEXIO2_FLEXIO_7 0x01= 00 0x0330 0x0000 0x04 0x00 +#define IMX952_PAD_ENET1_TXC__WAKEUPMIX_TOP_GPIO4_IO_7 0x01= 00 0x0330 0x0000 0x05 0x00 + +#define IMX952_PAD_ENET1_RX_CTL__NETCMIX_TOP_ETH0_RGMII_RX_CTL 0x01= 04 0x0334 0x0000 0x00 0x00 +#define IMX952_PAD_ENET1_RX_CTL__WAKEUPMIX_TOP_LPUART3_DSR_B 0x01= 04 0x0334 0x0000 0x01 0x00 +#define IMX952_PAD_ENET1_RX_CTL__NETCMIX_TOP_ETH0_RMII_CRS_DV 0x01= 04 0x0334 0x0000 0x02 0x00 +#define IMX952_PAD_ENET1_RX_CTL__HSIOMIX_TOP_USB2_OTG_PWR 0x01= 04 0x0334 0x0000 0x03 0x00 +#define IMX952_PAD_ENET1_RX_CTL__WAKEUPMIX_TOP_FLEXIO2_FLEXIO_8 0x01= 04 0x0334 0x0000 0x04 0x00 +#define IMX952_PAD_ENET1_RX_CTL__WAKEUPMIX_TOP_GPIO4_IO_8 0x01= 04 0x0334 0x0000 0x05 0x00 + +#define IMX952_PAD_ENET1_RXC__NETCMIX_TOP_ETH0_RGMII_RX_CLK 0x01= 08 0x0338 0x0000 0x00 0x00 +#define IMX952_PAD_ENET1_RXC__NETCMIX_TOP_ETH0_RMII_RX_ER 0x01= 08 0x0338 0x048C 0x01 0x00 +#define IMX952_PAD_ENET1_RXC__WAKEUPMIX_TOP_FLEXIO2_FLEXIO_9 0x01= 08 0x0338 0x0000 0x04 0x00 +#define IMX952_PAD_ENET1_RXC__WAKEUPMIX_TOP_GPIO4_IO_9 0x01= 08 0x0338 0x0000 0x05 0x00 + +#define IMX952_PAD_ENET1_RD0__NETCMIX_TOP_ETH0_RGMII_RD0 0x01= 0C 0x033C 0x0000 0x00 0x00 +#define IMX952_PAD_ENET1_RD0__WAKEUPMIX_TOP_LPUART3_RX 0x01= 0C 0x033C 0x0584 0x01 0x00 +#define IMX952_PAD_ENET1_RD0__NETCMIX_TOP_ETH0_RMII_RXD0 0x01= 0C 0x033C 0x0000 0x02 0x00 +#define IMX952_PAD_ENET1_RD0__WAKEUPMIX_TOP_FLEXIO2_FLEXIO_10 0x01= 0C 0x033C 0x0000 0x04 0x00 +#define IMX952_PAD_ENET1_RD0__WAKEUPMIX_TOP_GPIO4_IO_10 0x01= 0C 0x033C 0x0000 0x05 0x00 + +#define IMX952_PAD_ENET1_RD1__NETCMIX_TOP_ETH0_RGMII_RD1 0x01= 10 0x0340 0x0000 0x00 0x00 +#define IMX952_PAD_ENET1_RD1__WAKEUPMIX_TOP_LPUART3_CTS_B 0x01= 10 0x0340 0x0580 0x01 0x00 +#define IMX952_PAD_ENET1_RD1__NETCMIX_TOP_ETH0_RMII_RXD1 0x01= 10 0x0340 0x0000 0x02 0x00 +#define IMX952_PAD_ENET1_RD1__WAKEUPMIX_TOP_LPTMR2_ALT0 0x01= 10 0x0340 0x0574 0x03 0x00 +#define IMX952_PAD_ENET1_RD1__WAKEUPMIX_TOP_FLEXIO2_FLEXIO_11 0x01= 10 0x0340 0x0000 0x04 0x00 +#define IMX952_PAD_ENET1_RD1__WAKEUPMIX_TOP_GPIO4_IO_11 0x01= 10 0x0340 0x0000 0x05 0x00 + +#define IMX952_PAD_ENET1_RD2__NETCMIX_TOP_ETH0_RGMII_RD2 0x01= 14 0x0344 0x0000 0x00 0x00 +#define IMX952_PAD_ENET1_RD2__NETCMIX_TOP_ETH0_RMII_RX_ER 0x01= 14 0x0344 0x048C 0x02 0x01 +#define IMX952_PAD_ENET1_RD2__WAKEUPMIX_TOP_LPTMR2_ALT1 0x01= 14 0x0344 0x0578 0x03 0x00 +#define IMX952_PAD_ENET1_RD2__WAKEUPMIX_TOP_FLEXIO2_FLEXIO_12 0x01= 14 0x0344 0x0000 0x04 0x00 +#define IMX952_PAD_ENET1_RD2__WAKEUPMIX_TOP_GPIO4_IO_12 0x01= 14 0x0344 0x0000 0x05 0x00 + +#define IMX952_PAD_ENET1_RD3__NETCMIX_TOP_ETH0_RGMII_RD3 0x01= 18 0x0348 0x0000 0x00 0x00 +#define IMX952_PAD_ENET1_RD3__WAKEUPMIX_TOP_LPTMR2_ALT2 0x01= 18 0x0348 0x057C 0x03 0x00 +#define IMX952_PAD_ENET1_RD3__WAKEUPMIX_TOP_FLEXIO2_FLEXIO_13 0x01= 18 0x0348 0x0000 0x04 0x00 +#define IMX952_PAD_ENET1_RD3__WAKEUPMIX_TOP_GPIO4_IO_13 0x01= 18 0x0348 0x0000 0x05 0x00 + +#define IMX952_PAD_ENET2_MDC__NETCMIX_TOP_NETC_MDC 0x01= 1C 0x034C 0x0484 0x00 0x01 +#define IMX952_PAD_ENET2_MDC__WAKEUPMIX_TOP_LPUART4_DCD_B 0x01= 1C 0x034C 0x0000 0x01 0x00 +#define IMX952_PAD_ENET2_MDC__NETCMIX_TOP_SAI2_RX_SYNC 0x01= 1C 0x034C 0x0000 0x02 0x00 +#define IMX952_PAD_ENET2_MDC__WAKEUPMIX_TOP_FLEXIO2_FLEXIO_14 0x01= 1C 0x034C 0x0000 0x04 0x00 +#define IMX952_PAD_ENET2_MDC__WAKEUPMIX_TOP_GPIO4_IO_14 0x01= 1C 0x034C 0x0000 0x05 0x00 + +#define IMX952_PAD_ENET2_MDIO__NETCMIX_TOP_NETC_MDIO 0x01= 20 0x0350 0x0488 0x00 0x01 +#define IMX952_PAD_ENET2_MDIO__WAKEUPMIX_TOP_LPUART4_RIN_B 0x01= 20 0x0350 0x0000 0x01 0x00 +#define IMX952_PAD_ENET2_MDIO__NETCMIX_TOP_SAI2_RX_BCLK 0x01= 20 0x0350 0x0000 0x02 0x00 +#define IMX952_PAD_ENET2_MDIO__WAKEUPMIX_TOP_FLEXIO2_FLEXIO_15 0x01= 20 0x0350 0x0000 0x04 0x00 +#define IMX952_PAD_ENET2_MDIO__WAKEUPMIX_TOP_GPIO4_IO_15 0x01= 20 0x0350 0x0000 0x05 0x00 + +#define IMX952_PAD_ENET2_TD3__NETCMIX_TOP_SAI2_RX_DATA_0 0x01= 24 0x0354 0x0000 0x02 0x00 +#define IMX952_PAD_ENET2_TD3__WAKEUPMIX_TOP_FLEXIO2_FLEXIO_16 0x01= 24 0x0354 0x0000 0x04 0x00 +#define IMX952_PAD_ENET2_TD3__WAKEUPMIX_TOP_GPIO4_IO_16 0x01= 24 0x0354 0x0000 0x05 0x00 +#define IMX952_PAD_ENET2_TD3__NETCMIX_TOP_ETH1_RGMII_TD3 0x01= 24 0x0354 0x0000 0x00 0x00 + +#define IMX952_PAD_ENET2_TD2__NETCMIX_TOP_ETH1_RGMII_TD2 0x01= 28 0x0358 0x0000 0x00 0x00 +#define IMX952_PAD_ENET2_TD2__NETCMIX_TOP_ETH1_RMII_REF50_CLK 0x01= 28 0x0358 0x0000 0x01 0x00 +#define IMX952_PAD_ENET2_TD2__NETCMIX_TOP_SAI2_RX_DATA_1 0x01= 28 0x0358 0x0000 0x02 0x00 +#define IMX952_PAD_ENET2_TD2__WAKEUPMIX_TOP_SAI4_TX_SYNC 0x01= 28 0x0358 0x05D0 0x03 0x00 +#define IMX952_PAD_ENET2_TD2__WAKEUPMIX_TOP_FLEXIO2_FLEXIO_17 0x01= 28 0x0358 0x0000 0x04 0x00 +#define IMX952_PAD_ENET2_TD2__WAKEUPMIX_TOP_GPIO4_IO_17 0x01= 28 0x0358 0x0000 0x05 0x00 + +#define IMX952_PAD_ENET2_TD1__NETCMIX_TOP_ETH1_RGMII_TD1 0x01= 2C 0x035C 0x0000 0x00 0x00 +#define IMX952_PAD_ENET2_TD1__WAKEUPMIX_TOP_LPUART4_RTS_B 0x01= 2C 0x035C 0x0000 0x01 0x00 +#define IMX952_PAD_ENET2_TD1__NETCMIX_TOP_SAI2_RX_DATA_2 0x01= 2C 0x035C 0x0000 0x02 0x00 +#define IMX952_PAD_ENET2_TD1__WAKEUPMIX_TOP_SAI4_TX_BCLK 0x01= 2C 0x035C 0x05CC 0x03 0x00 +#define IMX952_PAD_ENET2_TD1__WAKEUPMIX_TOP_FLEXIO2_FLEXIO_18 0x01= 2C 0x035C 0x0000 0x04 0x00 +#define IMX952_PAD_ENET2_TD1__WAKEUPMIX_TOP_GPIO4_IO_18 0x01= 2C 0x035C 0x0000 0x05 0x00 +#define IMX952_PAD_ENET2_TD1__NETCMIX_TOP_ETH1_RMII_TXD1 0x01= 2C 0x035C 0x0000 0x06 0x00 + +#define IMX952_PAD_ENET2_TD0__NETCMIX_TOP_ETH1_RGMII_TD0 0x01= 30 0x0360 0x0000 0x00 0x00 +#define IMX952_PAD_ENET2_TD0__WAKEUPMIX_TOP_LPUART4_TX 0x01= 30 0x0360 0x0594 0x01 0x00 +#define IMX952_PAD_ENET2_TD0__NETCMIX_TOP_SAI2_RX_DATA_3 0x01= 30 0x0360 0x0000 0x02 0x00 +#define IMX952_PAD_ENET2_TD0__WAKEUPMIX_TOP_SAI4_TX_DATA_0 0x01= 30 0x0360 0x0000 0x03 0x00 +#define IMX952_PAD_ENET2_TD0__WAKEUPMIX_TOP_FLEXIO2_FLEXIO_19 0x01= 30 0x0360 0x0000 0x04 0x00 +#define IMX952_PAD_ENET2_TD0__WAKEUPMIX_TOP_GPIO4_IO_19 0x01= 30 0x0360 0x0000 0x05 0x00 +#define IMX952_PAD_ENET2_TD0__NETCMIX_TOP_ETH1_RMII_TXD0 0x01= 30 0x0360 0x0000 0x06 0x00 + +#define IMX952_PAD_ENET2_TX_CTL__NETCMIX_TOP_ETH1_RGMII_TX_CTL 0x01= 34 0x0364 0x0000 0x00 0x00 +#define IMX952_PAD_ENET2_TX_CTL__WAKEUPMIX_TOP_LPUART4_DTR_B 0x01= 34 0x0364 0x0000 0x01 0x00 +#define IMX952_PAD_ENET2_TX_CTL__NETCMIX_TOP_SAI2_TX_SYNC 0x01= 34 0x0364 0x0000 0x02 0x00 +#define IMX952_PAD_ENET2_TX_CTL__NETCMIX_TOP_ETH1_RMII_TX_EN 0x01= 34 0x0364 0x0000 0x03 0x00 +#define IMX952_PAD_ENET2_TX_CTL__WAKEUPMIX_TOP_FLEXIO2_FLEXIO_20 0x01= 34 0x0364 0x0000 0x04 0x00 +#define IMX952_PAD_ENET2_TX_CTL__WAKEUPMIX_TOP_GPIO4_IO_20 0x01= 34 0x0364 0x0000 0x05 0x00 + +#define IMX952_PAD_ENET2_TXC__NETCMIX_TOP_ETH1_RGMII_TX_CLK 0x01= 38 0x0368 0x0000 0x00 0x00 +#define IMX952_PAD_ENET2_TXC__NETCMIX_TOP_ETH1_RMII_REF50_CLK_OUT 0x01= 38 0x0368 0x0000 0x01 0x00 +#define IMX952_PAD_ENET2_TXC__NETCMIX_TOP_SAI2_TX_BCLK 0x01= 38 0x0368 0x0000 0x02 0x00 +#define IMX952_PAD_ENET2_TXC__WAKEUPMIX_TOP_FLEXIO2_FLEXIO_21 0x01= 38 0x0368 0x0000 0x04 0x00 +#define IMX952_PAD_ENET2_TXC__WAKEUPMIX_TOP_GPIO4_IO_21 0x01= 38 0x0368 0x0000 0x05 0x00 + +#define IMX952_PAD_ENET2_RX_CTL__NETCMIX_TOP_ETH1_RGMII_RX_CTL 0x01= 3C 0x036C 0x0000 0x00 0x00 +#define IMX952_PAD_ENET2_RX_CTL__WAKEUPMIX_TOP_LPUART4_DSR_B 0x01= 3C 0x036C 0x0000 0x01 0x00 +#define IMX952_PAD_ENET2_RX_CTL__NETCMIX_TOP_SAI2_TX_DATA_0 0x01= 3C 0x036C 0x0000 0x02 0x00 +#define IMX952_PAD_ENET2_RX_CTL__WAKEUPMIX_TOP_FLEXIO2_FLEXIO_22 0x01= 3C 0x036C 0x0000 0x04 0x00 +#define IMX952_PAD_ENET2_RX_CTL__WAKEUPMIX_TOP_GPIO4_IO_22 0x01= 3C 0x036C 0x0000 0x05 0x00 +#define IMX952_PAD_ENET2_RX_CTL__NETCMIX_TOP_ETH1_RMII_CRS_DV 0x01= 3C 0x036C 0x0000 0x06 0x00 + +#define IMX952_PAD_ENET2_RXC__NETCMIX_TOP_ETH1_RGMII_RX_CLK 0x01= 40 0x0370 0x0000 0x00 0x00 +#define IMX952_PAD_ENET2_RXC__NETCMIX_TOP_ETH1_RMII_RX_ER 0x01= 40 0x0370 0x0490 0x01 0x00 +#define IMX952_PAD_ENET2_RXC__NETCMIX_TOP_SAI2_TX_DATA_1 0x01= 40 0x0370 0x0000 0x02 0x00 +#define IMX952_PAD_ENET2_RXC__WAKEUPMIX_TOP_SAI4_RX_SYNC 0x01= 40 0x0370 0x05C8 0x03 0x00 +#define IMX952_PAD_ENET2_RXC__WAKEUPMIX_TOP_FLEXIO2_FLEXIO_23 0x01= 40 0x0370 0x0000 0x04 0x00 +#define IMX952_PAD_ENET2_RXC__WAKEUPMIX_TOP_GPIO4_IO_23 0x01= 40 0x0370 0x0000 0x05 0x00 + +#define IMX952_PAD_ENET2_RD0__NETCMIX_TOP_ETH1_RGMII_RD0 0x01= 44 0x0374 0x0000 0x00 0x00 +#define IMX952_PAD_ENET2_RD0__WAKEUPMIX_TOP_LPUART4_RX 0x01= 44 0x0374 0x0590 0x01 0x00 +#define IMX952_PAD_ENET2_RD0__NETCMIX_TOP_SAI2_TX_DATA_2 0x01= 44 0x0374 0x0000 0x02 0x00 +#define IMX952_PAD_ENET2_RD0__WAKEUPMIX_TOP_SAI4_RX_BCLK 0x01= 44 0x0374 0x05C0 0x03 0x00 +#define IMX952_PAD_ENET2_RD0__WAKEUPMIX_TOP_FLEXIO2_FLEXIO_24 0x01= 44 0x0374 0x0000 0x04 0x00 +#define IMX952_PAD_ENET2_RD0__WAKEUPMIX_TOP_GPIO4_IO_24 0x01= 44 0x0374 0x0000 0x05 0x00 +#define IMX952_PAD_ENET2_RD0__NETCMIX_TOP_ETH1_RMII_RXD0 0x01= 44 0x0374 0x0000 0x06 0x00 + +#define IMX952_PAD_ENET2_RD1__NETCMIX_TOP_ETH1_RGMII_RD1 0x01= 48 0x0378 0x0000 0x00 0x00 +#define IMX952_PAD_ENET2_RD1__NETCMIX_TOP_SAI2_TX_DATA_3 0x01= 48 0x0378 0x0000 0x02 0x00 +#define IMX952_PAD_ENET2_RD1__WAKEUPMIX_TOP_SAI4_RX_DATA_0 0x01= 48 0x0378 0x05C4 0x03 0x00 +#define IMX952_PAD_ENET2_RD1__WAKEUPMIX_TOP_FLEXIO2_FLEXIO_25 0x01= 48 0x0378 0x0000 0x04 0x00 +#define IMX952_PAD_ENET2_RD1__WAKEUPMIX_TOP_GPIO4_IO_25 0x01= 48 0x0378 0x0000 0x05 0x00 +#define IMX952_PAD_ENET2_RD1__NETCMIX_TOP_ETH1_RMII_RXD1 0x01= 48 0x0378 0x0000 0x06 0x00 + +#define IMX952_PAD_ENET2_RD2__NETCMIX_TOP_ETH1_RGMII_RD2 0x01= 4C 0x037C 0x0000 0x00 0x00 +#define IMX952_PAD_ENET2_RD2__WAKEUPMIX_TOP_LPUART4_CTS_B 0x01= 4C 0x037C 0x058C 0x01 0x00 +#define IMX952_PAD_ENET2_RD2__NETCMIX_TOP_SAI2_MCLK 0x01= 4C 0x037C 0x0000 0x02 0x00 +#define IMX952_PAD_ENET2_RD2__NETCMIX_TOP_MQS2_RIGHT 0x01= 4C 0x037C 0x0000 0x03 0x00 +#define IMX952_PAD_ENET2_RD2__WAKEUPMIX_TOP_FLEXIO2_FLEXIO_26 0x01= 4C 0x037C 0x0000 0x04 0x00 +#define IMX952_PAD_ENET2_RD2__WAKEUPMIX_TOP_GPIO4_IO_26 0x01= 4C 0x037C 0x0000 0x05 0x00 +#define IMX952_PAD_ENET2_RD2__NETCMIX_TOP_ETH1_RMII_RX_ER 0x01= 4C 0x037C 0x0490 0x06 0x01 + +#define IMX952_PAD_ENET2_RD3__NETCMIX_TOP_ETH1_RGMII_RD3 0x01= 50 0x0380 0x0000 0x00 0x00 +#define IMX952_PAD_ENET2_RD3__NETCMIX_TOP_MQS2_LEFT 0x01= 50 0x0380 0x0000 0x03 0x00 +#define IMX952_PAD_ENET2_RD3__WAKEUPMIX_TOP_FLEXIO2_FLEXIO_27 0x01= 50 0x0380 0x0000 0x04 0x00 +#define IMX952_PAD_ENET2_RD3__WAKEUPMIX_TOP_GPIO4_IO_27 0x01= 50 0x0380 0x0000 0x05 0x00 + +#define IMX952_PAD_SD1_CLK__WAKEUPMIX_TOP_FLEXIO1_FLEXIO_8 0x01= 54 0x0384 0x04DC 0x04 0x01 +#define IMX952_PAD_SD1_CLK__WAKEUPMIX_TOP_GPIO3_IO_8 0x01= 54 0x0384 0x0000 0x05 0x00 +#define IMX952_PAD_SD1_CLK__WAKEUPMIX_TOP_USDHC1_CLK 0x01= 54 0x0384 0x0000 0x00 0x00 + +#define IMX952_PAD_SD1_CMD__WAKEUPMIX_TOP_USDHC1_CMD 0x01= 58 0x0388 0x0000 0x00 0x00 +#define IMX952_PAD_SD1_CMD__WAKEUPMIX_TOP_FLEXIO1_FLEXIO_9 0x01= 58 0x0388 0x04E0 0x04 0x01 +#define IMX952_PAD_SD1_CMD__WAKEUPMIX_TOP_GPIO3_IO_9 0x01= 58 0x0388 0x0000 0x05 0x00 + +#define IMX952_PAD_SD1_DATA0__WAKEUPMIX_TOP_USDHC1_DATA0 0x01= 5C 0x038C 0x0000 0x00 0x00 +#define IMX952_PAD_SD1_DATA0__WAKEUPMIX_TOP_FLEXIO1_FLEXIO_10 0x01= 5C 0x038C 0x04E4 0x04 0x01 +#define IMX952_PAD_SD1_DATA0__WAKEUPMIX_TOP_GPIO3_IO_10 0x01= 5C 0x038C 0x0000 0x05 0x00 + +#define IMX952_PAD_SD1_DATA1__WAKEUPMIX_TOP_USDHC1_DATA1 0x01= 60 0x0390 0x0000 0x00 0x00 +#define IMX952_PAD_SD1_DATA1__WAKEUPMIX_TOP_FLEXIO1_FLEXIO_11 0x01= 60 0x0390 0x04E8 0x04 0x01 +#define IMX952_PAD_SD1_DATA1__WAKEUPMIX_TOP_GPIO3_IO_11 0x01= 60 0x0390 0x0000 0x05 0x00 + +#define IMX952_PAD_SD1_DATA2__WAKEUPMIX_TOP_USDHC1_DATA2 0x01= 64 0x0394 0x0000 0x00 0x00 +#define IMX952_PAD_SD1_DATA2__WAKEUPMIX_TOP_XSPI1_INTFA_B 0x01= 64 0x0394 0x0624 0x01 0x01 +#define IMX952_PAD_SD1_DATA2__WAKEUPMIX_TOP_FLEXIO1_FLEXIO_12 0x01= 64 0x0394 0x04EC 0x04 0x01 +#define IMX952_PAD_SD1_DATA2__WAKEUPMIX_TOP_GPIO3_IO_12 0x01= 64 0x0394 0x0000 0x05 0x00 +#define IMX952_PAD_SD1_DATA2__CCMSRCGPCMIX_TOP_PMIC_READY 0x01= 64 0x0394 0x0000 0x06 0x00 + +#define IMX952_PAD_SD1_DATA3__WAKEUPMIX_TOP_USDHC1_DATA3 0x01= 68 0x0398 0x0000 0x00 0x00 +#define IMX952_PAD_SD1_DATA3__WAKEUPMIX_TOP_XSPI1_A_SS1_B 0x01= 68 0x0398 0x064C 0x01 0x00 +#define IMX952_PAD_SD1_DATA3__WAKEUPMIX_TOP_FLEXIO1_FLEXIO_13 0x01= 68 0x0398 0x04F0 0x04 0x01 +#define IMX952_PAD_SD1_DATA3__WAKEUPMIX_TOP_GPIO3_IO_13 0x01= 68 0x0398 0x0000 0x05 0x00 + +#define IMX952_PAD_SD1_DATA4__WAKEUPMIX_TOP_USDHC1_DATA4 0x01= 6C 0x039C 0x0000 0x00 0x00 +#define IMX952_PAD_SD1_DATA4__WAKEUPMIX_TOP_XSPI1_A_DATA_4 0x01= 6C 0x039C 0x0638 0x01 0x00 +#define IMX952_PAD_SD1_DATA4__WAKEUPMIX_TOP_FLEXIO1_FLEXIO_14 0x01= 6C 0x039C 0x04F4 0x04 0x01 +#define IMX952_PAD_SD1_DATA4__WAKEUPMIX_TOP_GPIO3_IO_14 0x01= 6C 0x039C 0x0000 0x05 0x00 +#define IMX952_PAD_SD1_DATA4__WAKEUPMIX_TOP_XSPI_SLV_DATA_4 0x01= 6C 0x039C 0x066C 0x06 0x00 + +#define IMX952_PAD_SD1_DATA5__WAKEUPMIX_TOP_USDHC1_DATA5 0x01= 70 0x03A0 0x0000 0x00 0x00 +#define IMX952_PAD_SD1_DATA5__WAKEUPMIX_TOP_XSPI1_A_DATA_5 0x01= 70 0x03A0 0x063C 0x01 0x00 +#define IMX952_PAD_SD1_DATA5__WAKEUPMIX_TOP_USDHC1_RESET_B 0x01= 70 0x03A0 0x0000 0x02 0x00 +#define IMX952_PAD_SD1_DATA5__WAKEUPMIX_TOP_FLEXIO1_FLEXIO_15 0x01= 70 0x03A0 0x04F8 0x04 0x01 +#define IMX952_PAD_SD1_DATA5__WAKEUPMIX_TOP_GPIO3_IO_15 0x01= 70 0x03A0 0x0000 0x05 0x00 +#define IMX952_PAD_SD1_DATA5__WAKEUPMIX_TOP_XSPI_SLV_DATA_5 0x01= 70 0x03A0 0x0670 0x06 0x00 + +#define IMX952_PAD_SD1_DATA6__WAKEUPMIX_TOP_USDHC1_DATA6 0x01= 74 0x03A4 0x0000 0x00 0x00 +#define IMX952_PAD_SD1_DATA6__WAKEUPMIX_TOP_XSPI1_A_DATA_6 0x01= 74 0x03A4 0x0640 0x01 0x00 +#define IMX952_PAD_SD1_DATA6__WAKEUPMIX_TOP_USDHC1_CD_B 0x01= 74 0x03A4 0x0000 0x02 0x00 +#define IMX952_PAD_SD1_DATA6__WAKEUPMIX_TOP_FLEXIO1_FLEXIO_16 0x01= 74 0x03A4 0x04FC 0x04 0x01 +#define IMX952_PAD_SD1_DATA6__WAKEUPMIX_TOP_GPIO3_IO_16 0x01= 74 0x03A4 0x0000 0x05 0x00 +#define IMX952_PAD_SD1_DATA6__WAKEUPMIX_TOP_XSPI_SLV_DATA_6 0x01= 74 0x03A4 0x0674 0x06 0x00 + +#define IMX952_PAD_SD1_DATA7__WAKEUPMIX_TOP_USDHC1_DATA7 0x01= 78 0x03A8 0x0000 0x00 0x00 +#define IMX952_PAD_SD1_DATA7__WAKEUPMIX_TOP_XSPI1_A_DATA_7 0x01= 78 0x03A8 0x0644 0x01 0x00 +#define IMX952_PAD_SD1_DATA7__WAKEUPMIX_TOP_USDHC1_WP 0x01= 78 0x03A8 0x0000 0x02 0x00 +#define IMX952_PAD_SD1_DATA7__WAKEUPMIX_TOP_FLEXIO1_FLEXIO_17 0x01= 78 0x03A8 0x0500 0x04 0x01 +#define IMX952_PAD_SD1_DATA7__WAKEUPMIX_TOP_GPIO3_IO_17 0x01= 78 0x03A8 0x0000 0x05 0x00 +#define IMX952_PAD_SD1_DATA7__WAKEUPMIX_TOP_XSPI_SLV_DATA_7 0x01= 78 0x03A8 0x0678 0x06 0x00 + +#define IMX952_PAD_SD1_STROBE__WAKEUPMIX_TOP_USDHC1_STROBE 0x01= 7C 0x03AC 0x0000 0x00 0x00 +#define IMX952_PAD_SD1_STROBE__WAKEUPMIX_TOP_XSPI1_A_DQS 0x01= 7C 0x03AC 0x0620 0x01 0x00 +#define IMX952_PAD_SD1_STROBE__WAKEUPMIX_TOP_FLEXIO1_FLEXIO_18 0x01= 7C 0x03AC 0x0504 0x04 0x01 +#define IMX952_PAD_SD1_STROBE__WAKEUPMIX_TOP_GPIO3_IO_18 0x01= 7C 0x03AC 0x0000 0x05 0x00 +#define IMX952_PAD_SD1_STROBE__WAKEUPMIX_TOP_XSPI_SLV_DQS 0x01= 7C 0x03AC 0x0654 0x06 0x00 + +#define IMX952_PAD_SD2_VSELECT__WAKEUPMIX_TOP_USDHC2_VSELECT 0x01= 80 0x03B0 0x0000 0x00 0x00 +#define IMX952_PAD_SD2_VSELECT__WAKEUPMIX_TOP_USDHC2_WP 0x01= 80 0x03B0 0x0000 0x01 0x00 +#define IMX952_PAD_SD2_VSELECT__WAKEUPMIX_TOP_LPTMR2_ALT2 0x01= 80 0x03B0 0x057C 0x02 0x01 +#define IMX952_PAD_SD2_VSELECT__WAKEUPMIX_TOP_FLEXIO1_FLEXIO_19 0x01= 80 0x03B0 0x0508 0x04 0x01 +#define IMX952_PAD_SD2_VSELECT__WAKEUPMIX_TOP_GPIO3_IO_19 0x01= 80 0x03B0 0x0000 0x05 0x00 +#define IMX952_PAD_SD2_VSELECT__CCMSRCGPCMIX_TOP_EXT_CLK1 0x01= 80 0x03B0 0x0478 0x06 0x01 + +#define IMX952_PAD_SD3_CLK__WAKEUPMIX_TOP_USDHC3_CLK 0x01= 84 0x03B4 0x0604 0x00 0x01 +#define IMX952_PAD_SD3_CLK__WAKEUPMIX_TOP_XSPI1_A_SCLK 0x01= 84 0x03B4 0x061C 0x01 0x00 +#define IMX952_PAD_SD3_CLK__WAKEUPMIX_TOP_SAI5_TX_DATA_1 0x01= 84 0x03B4 0x0000 0x02 0x00 +#define IMX952_PAD_SD3_CLK__WAKEUPMIX_TOP_SAI5_RX_DATA_0 0x01= 84 0x03B4 0x05D8 0x03 0x00 +#define IMX952_PAD_SD3_CLK__WAKEUPMIX_TOP_FLEXIO1_FLEXIO_20 0x01= 84 0x03B4 0x050C 0x04 0x01 +#define IMX952_PAD_SD3_CLK__WAKEUPMIX_TOP_GPIO3_IO_20 0x01= 84 0x03B4 0x0000 0x05 0x00 +#define IMX952_PAD_SD3_CLK__WAKEUPMIX_TOP_XSPI_SLV_CLK 0x01= 84 0x03B4 0x0658 0x06 0x00 + +#define IMX952_PAD_SD3_CMD__WAKEUPMIX_TOP_USDHC3_CMD 0x01= 88 0x03B8 0x0608 0x00 0x01 +#define IMX952_PAD_SD3_CMD__WAKEUPMIX_TOP_XSPI1_A_SS0_B 0x01= 88 0x03B8 0x0648 0x01 0x00 +#define IMX952_PAD_SD3_CMD__WAKEUPMIX_TOP_SAI5_TX_DATA_2 0x01= 88 0x03B8 0x0000 0x02 0x00 +#define IMX952_PAD_SD3_CMD__WAKEUPMIX_TOP_SAI5_RX_SYNC 0x01= 88 0x03B8 0x05E8 0x03 0x00 +#define IMX952_PAD_SD3_CMD__WAKEUPMIX_TOP_FLEXIO1_FLEXIO_21 0x01= 88 0x03B8 0x0510 0x04 0x01 +#define IMX952_PAD_SD3_CMD__WAKEUPMIX_TOP_GPIO3_IO_21 0x01= 88 0x03B8 0x0000 0x05 0x00 +#define IMX952_PAD_SD3_CMD__WAKEUPMIX_TOP_XSPI_SLV_CS 0x01= 88 0x03B8 0x0650 0x06 0x00 + +#define IMX952_PAD_SD3_DATA0__WAKEUPMIX_TOP_USDHC3_DATA0 0x01= 8C 0x03BC 0x060C 0x00 0x01 +#define IMX952_PAD_SD3_DATA0__WAKEUPMIX_TOP_XSPI1_A_DATA_0 0x01= 8C 0x03BC 0x0628 0x01 0x00 +#define IMX952_PAD_SD3_DATA0__WAKEUPMIX_TOP_SAI5_TX_DATA_3 0x01= 8C 0x03BC 0x0000 0x02 0x00 +#define IMX952_PAD_SD3_DATA0__WAKEUPMIX_TOP_SAI5_RX_BCLK 0x01= 8C 0x03BC 0x05D4 0x03 0x00 +#define IMX952_PAD_SD3_DATA0__WAKEUPMIX_TOP_FLEXIO1_FLEXIO_22 0x01= 8C 0x03BC 0x0514 0x04 0x01 +#define IMX952_PAD_SD3_DATA0__WAKEUPMIX_TOP_GPIO3_IO_22 0x01= 8C 0x03BC 0x0000 0x05 0x00 +#define IMX952_PAD_SD3_DATA0__WAKEUPMIX_TOP_XSPI_SLV_DATA_0 0x01= 8C 0x03BC 0x065C 0x06 0x00 + +#define IMX952_PAD_SD3_DATA1__WAKEUPMIX_TOP_USDHC3_DATA1 0x01= 90 0x03C0 0x0610 0x00 0x01 +#define IMX952_PAD_SD3_DATA1__WAKEUPMIX_TOP_XSPI1_A_DATA_1 0x01= 90 0x03C0 0x062C 0x01 0x00 +#define IMX952_PAD_SD3_DATA1__WAKEUPMIX_TOP_SAI5_RX_DATA_1 0x01= 90 0x03C0 0x05DC 0x02 0x00 +#define IMX952_PAD_SD3_DATA1__WAKEUPMIX_TOP_SAI5_TX_DATA_0 0x01= 90 0x03C0 0x0000 0x03 0x00 +#define IMX952_PAD_SD3_DATA1__WAKEUPMIX_TOP_FLEXIO1_FLEXIO_23 0x01= 90 0x03C0 0x0518 0x04 0x01 +#define IMX952_PAD_SD3_DATA1__WAKEUPMIX_TOP_GPIO3_IO_23 0x01= 90 0x03C0 0x0000 0x05 0x00 +#define IMX952_PAD_SD3_DATA1__WAKEUPMIX_TOP_XSPI_SLV_DATA_1 0x01= 90 0x03C0 0x0660 0x06 0x00 + +#define IMX952_PAD_SD3_DATA2__WAKEUPMIX_TOP_USDHC3_DATA2 0x01= 94 0x03C4 0x0614 0x00 0x01 +#define IMX952_PAD_SD3_DATA2__WAKEUPMIX_TOP_XSPI1_A_DATA_2 0x01= 94 0x03C4 0x0630 0x01 0x00 +#define IMX952_PAD_SD3_DATA2__WAKEUPMIX_TOP_SAI5_RX_DATA_2 0x01= 94 0x03C4 0x05E0 0x02 0x00 +#define IMX952_PAD_SD3_DATA2__WAKEUPMIX_TOP_SAI5_TX_SYNC 0x01= 94 0x03C4 0x05F0 0x03 0x00 +#define IMX952_PAD_SD3_DATA2__WAKEUPMIX_TOP_FLEXIO1_FLEXIO_24 0x01= 94 0x03C4 0x051C 0x04 0x01 +#define IMX952_PAD_SD3_DATA2__WAKEUPMIX_TOP_GPIO3_IO_24 0x01= 94 0x03C4 0x0000 0x05 0x00 +#define IMX952_PAD_SD3_DATA2__WAKEUPMIX_TOP_XSPI_SLV_DATA_2 0x01= 94 0x03C4 0x0664 0x06 0x00 + +#define IMX952_PAD_SD3_DATA3__WAKEUPMIX_TOP_USDHC3_DATA3 0x01= 98 0x03C8 0x0618 0x00 0x01 +#define IMX952_PAD_SD3_DATA3__WAKEUPMIX_TOP_XSPI1_A_DATA_3 0x01= 98 0x03C8 0x0634 0x01 0x00 +#define IMX952_PAD_SD3_DATA3__WAKEUPMIX_TOP_SAI5_RX_DATA_3 0x01= 98 0x03C8 0x05E4 0x02 0x00 +#define IMX952_PAD_SD3_DATA3__WAKEUPMIX_TOP_SAI5_TX_BCLK 0x01= 98 0x03C8 0x05EC 0x03 0x00 +#define IMX952_PAD_SD3_DATA3__WAKEUPMIX_TOP_FLEXIO1_FLEXIO_25 0x01= 98 0x03C8 0x0520 0x04 0x01 +#define IMX952_PAD_SD3_DATA3__WAKEUPMIX_TOP_GPIO3_IO_25 0x01= 98 0x03C8 0x0000 0x05 0x00 +#define IMX952_PAD_SD3_DATA3__WAKEUPMIX_TOP_XSPI_SLV_DATA_3 0x01= 98 0x03C8 0x0668 0x06 0x00 + +#define IMX952_PAD_XSPI1_DATA0__WAKEUPMIX_TOP_XSPI1_A_DATA_0 0x01= 9C 0x03CC 0x0628 0x00 0x01 +#define IMX952_PAD_XSPI1_DATA0__NETCMIX_TOP_SAI2_TX_DATA_4 0x01= 9C 0x03CC 0x0000 0x01 0x00 +#define IMX952_PAD_XSPI1_DATA0__WAKEUPMIX_TOP_SAI4_TX_BCLK 0x01= 9C 0x03CC 0x05CC 0x02 0x01 +#define IMX952_PAD_XSPI1_DATA0__WAKEUPMIX_TOP_SAI4_RX_DATA_1 0x01= 9C 0x03CC 0x0000 0x03 0x00 +#define IMX952_PAD_XSPI1_DATA0__WAKEUPMIX_TOP_XSPI_SLV_DATA_0 0x01= 9C 0x03CC 0x065C 0x04 0x01 +#define IMX952_PAD_XSPI1_DATA0__WAKEUPMIX_TOP_GPIO5_IO_0 0x01= 9C 0x03CC 0x0000 0x05 0x00 + +#define IMX952_PAD_XSPI1_DATA1__WAKEUPMIX_TOP_XSPI1_A_DATA_1 0x01= A0 0x03D0 0x062C 0x00 0x01 +#define IMX952_PAD_XSPI1_DATA1__NETCMIX_TOP_SAI2_TX_DATA_5 0x01= A0 0x03D0 0x0000 0x01 0x00 +#define IMX952_PAD_XSPI1_DATA1__WAKEUPMIX_TOP_SAI4_TX_SYNC 0x01= A0 0x03D0 0x05D0 0x02 0x01 +#define IMX952_PAD_XSPI1_DATA1__WAKEUPMIX_TOP_SAI4_TX_DATA_1 0x01= A0 0x03D0 0x0000 0x03 0x00 +#define IMX952_PAD_XSPI1_DATA1__WAKEUPMIX_TOP_XSPI_SLV_DATA_1 0x01= A0 0x03D0 0x0660 0x04 0x01 +#define IMX952_PAD_XSPI1_DATA1__WAKEUPMIX_TOP_GPIO5_IO_1 0x01= A0 0x03D0 0x0000 0x05 0x00 + +#define IMX952_PAD_XSPI1_DATA2__WAKEUPMIX_TOP_XSPI1_A_DATA_2 0x01= A4 0x03D4 0x0630 0x00 0x01 +#define IMX952_PAD_XSPI1_DATA2__NETCMIX_TOP_SAI2_TX_DATA_6 0x01= A4 0x03D4 0x0000 0x01 0x00 +#define IMX952_PAD_XSPI1_DATA2__WAKEUPMIX_TOP_SAI4_TX_DATA_0 0x01= A4 0x03D4 0x0000 0x02 0x00 +#define IMX952_PAD_XSPI1_DATA2__WAKEUPMIX_TOP_XSPI_SLV_DATA_2 0x01= A4 0x03D4 0x0664 0x04 0x01 +#define IMX952_PAD_XSPI1_DATA2__WAKEUPMIX_TOP_GPIO5_IO_2 0x01= A4 0x03D4 0x0000 0x05 0x00 + +#define IMX952_PAD_XSPI1_DATA3__WAKEUPMIX_TOP_XSPI1_A_DATA_3 0x01= A8 0x03D8 0x0634 0x00 0x01 +#define IMX952_PAD_XSPI1_DATA3__NETCMIX_TOP_SAI2_TX_DATA_7 0x01= A8 0x03D8 0x0000 0x01 0x00 +#define IMX952_PAD_XSPI1_DATA3__WAKEUPMIX_TOP_SAI4_RX_DATA_0 0x01= A8 0x03D8 0x05C4 0x02 0x01 +#define IMX952_PAD_XSPI1_DATA3__WAKEUPMIX_TOP_XSPI_SLV_DATA_3 0x01= A8 0x03D8 0x0668 0x04 0x01 +#define IMX952_PAD_XSPI1_DATA3__WAKEUPMIX_TOP_GPIO5_IO_3 0x01= A8 0x03D8 0x0000 0x05 0x00 + +#define IMX952_PAD_XSPI1_DATA4__WAKEUPMIX_TOP_XSPI1_A_DATA_4 0x01= AC 0x03DC 0x0638 0x00 0x01 +#define IMX952_PAD_XSPI1_DATA4__WAKEUPMIX_TOP_SAI5_TX_DATA_0 0x01= AC 0x03DC 0x0000 0x01 0x00 +#define IMX952_PAD_XSPI1_DATA4__WAKEUPMIX_TOP_SAI5_RX_DATA_1 0x01= AC 0x03DC 0x05DC 0x02 0x01 +#define IMX952_PAD_XSPI1_DATA4__WAKEUPMIX_TOP_XSPI_SLV_DATA_4 0x01= AC 0x03DC 0x066C 0x04 0x01 +#define IMX952_PAD_XSPI1_DATA4__WAKEUPMIX_TOP_GPIO5_IO_4 0x01= AC 0x03DC 0x0000 0x05 0x00 + +#define IMX952_PAD_XSPI1_DATA5__WAKEUPMIX_TOP_XSPI1_A_DATA_5 0x01= B0 0x03E0 0x063C 0x00 0x01 +#define IMX952_PAD_XSPI1_DATA5__WAKEUPMIX_TOP_SAI5_TX_SYNC 0x01= B0 0x03E0 0x05F0 0x01 0x01 +#define IMX952_PAD_XSPI1_DATA5__WAKEUPMIX_TOP_SAI5_RX_DATA_2 0x01= B0 0x03E0 0x05E0 0x02 0x01 +#define IMX952_PAD_XSPI1_DATA5__NETCMIX_TOP_SAI2_RX_DATA_6 0x01= B0 0x03E0 0x049C 0x03 0x00 +#define IMX952_PAD_XSPI1_DATA5__WAKEUPMIX_TOP_XSPI_SLV_DATA_5 0x01= B0 0x03E0 0x0670 0x04 0x01 +#define IMX952_PAD_XSPI1_DATA5__WAKEUPMIX_TOP_GPIO5_IO_5 0x01= B0 0x03E0 0x0000 0x05 0x00 + +#define IMX952_PAD_XSPI1_DATA6__WAKEUPMIX_TOP_XSPI1_A_DATA_6 0x01= B4 0x03E4 0x0640 0x00 0x01 +#define IMX952_PAD_XSPI1_DATA6__WAKEUPMIX_TOP_SAI5_TX_BCLK 0x01= B4 0x03E4 0x05EC 0x01 0x01 +#define IMX952_PAD_XSPI1_DATA6__WAKEUPMIX_TOP_SAI5_RX_DATA_3 0x01= B4 0x03E4 0x05E4 0x02 0x01 +#define IMX952_PAD_XSPI1_DATA6__NETCMIX_TOP_SAI2_RX_DATA_7 0x01= B4 0x03E4 0x04A0 0x03 0x00 +#define IMX952_PAD_XSPI1_DATA6__WAKEUPMIX_TOP_XSPI_SLV_DATA_6 0x01= B4 0x03E4 0x0674 0x04 0x01 +#define IMX952_PAD_XSPI1_DATA6__WAKEUPMIX_TOP_GPIO5_IO_6 0x01= B4 0x03E4 0x0000 0x05 0x00 + +#define IMX952_PAD_XSPI1_DATA7__WAKEUPMIX_TOP_XSPI1_A_DATA_7 0x01= B8 0x03E8 0x0644 0x00 0x01 +#define IMX952_PAD_XSPI1_DATA7__WAKEUPMIX_TOP_SAI5_RX_DATA_0 0x01= B8 0x03E8 0x05D8 0x01 0x01 +#define IMX952_PAD_XSPI1_DATA7__WAKEUPMIX_TOP_SAI5_TX_DATA_1 0x01= B8 0x03E8 0x0000 0x02 0x00 +#define IMX952_PAD_XSPI1_DATA7__WAKEUPMIX_TOP_XSPI_SLV_DATA_7 0x01= B8 0x03E8 0x0678 0x04 0x01 +#define IMX952_PAD_XSPI1_DATA7__WAKEUPMIX_TOP_GPIO5_IO_7 0x01= B8 0x03E8 0x0000 0x05 0x00 + +#define IMX952_PAD_XSPI1_DQS__WAKEUPMIX_TOP_XSPI1_A_DQS 0x01= BC 0x03EC 0x0620 0x00 0x01 +#define IMX952_PAD_XSPI1_DQS__WAKEUPMIX_TOP_SAI5_RX_SYNC 0x01= BC 0x03EC 0x05E8 0x01 0x01 +#define IMX952_PAD_XSPI1_DQS__WAKEUPMIX_TOP_SAI5_TX_DATA_2 0x01= BC 0x03EC 0x0000 0x02 0x00 +#define IMX952_PAD_XSPI1_DQS__NETCMIX_TOP_SAI2_RX_DATA_6 0x01= BC 0x03EC 0x049C 0x03 0x01 +#define IMX952_PAD_XSPI1_DQS__WAKEUPMIX_TOP_XSPI_SLV_DQS 0x01= BC 0x03EC 0x0654 0x04 0x01 +#define IMX952_PAD_XSPI1_DQS__WAKEUPMIX_TOP_GPIO5_IO_8 0x01= BC 0x03EC 0x0000 0x05 0x00 + +#define IMX952_PAD_XSPI1_SCLK__WAKEUPMIX_TOP_XSPI1_A_SCLK 0x01= C0 0x03F0 0x061C 0x00 0x01 +#define IMX952_PAD_XSPI1_SCLK__NETCMIX_TOP_SAI2_RX_DATA_4 0x01= C0 0x03F0 0x0000 0x01 0x00 +#define IMX952_PAD_XSPI1_SCLK__WAKEUPMIX_TOP_SAI4_RX_SYNC 0x01= C0 0x03F0 0x05C8 0x02 0x01 +#define IMX952_PAD_XSPI1_SCLK__WAKEUPMIX_TOP_XSPI_SLV_CLK 0x01= C0 0x03F0 0x0658 0x04 0x01 +#define IMX952_PAD_XSPI1_SCLK__WAKEUPMIX_TOP_GPIO5_IO_9 0x01= C0 0x03F0 0x0000 0x05 0x00 + +#define IMX952_PAD_XSPI1_SS0_B__WAKEUPMIX_TOP_XSPI1_A_SS0_B 0x01= C4 0x03F4 0x0648 0x00 0x01 +#define IMX952_PAD_XSPI1_SS0_B__NETCMIX_TOP_SAI2_RX_DATA_5 0x01= C4 0x03F4 0x0000 0x01 0x00 +#define IMX952_PAD_XSPI1_SS0_B__WAKEUPMIX_TOP_SAI4_RX_BCLK 0x01= C4 0x03F4 0x05C0 0x02 0x01 +#define IMX952_PAD_XSPI1_SS0_B__WAKEUPMIX_TOP_XSPI_SLV_CS 0x01= C4 0x03F4 0x0650 0x04 0x01 +#define IMX952_PAD_XSPI1_SS0_B__WAKEUPMIX_TOP_GPIO5_IO_10 0x01= C4 0x03F4 0x0000 0x05 0x00 + +#define IMX952_PAD_XSPI1_SS1_B__WAKEUPMIX_TOP_XSPI1_A_SS1_B 0x01= C8 0x03F8 0x064C 0x00 0x01 +#define IMX952_PAD_XSPI1_SS1_B__WAKEUPMIX_TOP_SAI5_RX_BCLK 0x01= C8 0x03F8 0x05D4 0x01 0x01 +#define IMX952_PAD_XSPI1_SS1_B__WAKEUPMIX_TOP_SAI5_TX_DATA_3 0x01= C8 0x03F8 0x0000 0x02 0x00 +#define IMX952_PAD_XSPI1_SS1_B__NETCMIX_TOP_SAI2_RX_DATA_7 0x01= C8 0x03F8 0x04A0 0x03 0x01 +#define IMX952_PAD_XSPI1_SS1_B__WAKEUPMIX_TOP_GPIO5_IO_11 0x01= C8 0x03F8 0x0000 0x05 0x00 + +#define IMX952_PAD_SD2_CD_B__WAKEUPMIX_TOP_USDHC2_CD_B 0x01= CC 0x03FC 0x0000 0x00 0x00 +#define IMX952_PAD_SD2_CD_B__NETCMIX_TOP_NETC_TMR_1588_TRIG1 0x01= CC 0x03FC 0x0494 0x01 0x01 +#define IMX952_PAD_SD2_CD_B__WAKEUPMIX_TOP_I3C2_SCL 0x01= CC 0x03FC 0x0524 0x02 0x01 +#define IMX952_PAD_SD2_CD_B__WAKEUPMIX_TOP_FLEXIO1_FLEXIO_0 0x01= CC 0x03FC 0x04BC 0x04 0x01 +#define IMX952_PAD_SD2_CD_B__WAKEUPMIX_TOP_GPIO3_IO_0 0x01= CC 0x03FC 0x0000 0x05 0x00 + +#define IMX952_PAD_SD2_CLK__WAKEUPMIX_TOP_USDHC2_CLK 0x01= D0 0x0400 0x0000 0x00 0x00 +#define IMX952_PAD_SD2_CLK__NETCMIX_TOP_NETC_TMR_1588_PP1 0x01= D0 0x0400 0x0000 0x01 0x00 +#define IMX952_PAD_SD2_CLK__WAKEUPMIX_TOP_I3C2_SDA 0x01= D0 0x0400 0x0528 0x02 0x01 +#define IMX952_PAD_SD2_CLK__WAKEUPMIX_TOP_FLEXIO1_FLEXIO_1 0x01= D0 0x0400 0x04C0 0x04 0x01 +#define IMX952_PAD_SD2_CLK__WAKEUPMIX_TOP_GPIO3_IO_1 0x01= D0 0x0400 0x0000 0x05 0x00 +#define IMX952_PAD_SD2_CLK__CCMSRCGPCMIX_TOP_OBSERVE_0 0x01= D0 0x0400 0x0000 0x06 0x00 + +#define IMX952_PAD_SD2_CMD__WAKEUPMIX_TOP_USDHC2_CMD 0x01= D4 0x0404 0x0000 0x00 0x00 +#define IMX952_PAD_SD2_CMD__NETCMIX_TOP_NETC_TMR_1588_TRIG2 0x01= D4 0x0404 0x0498 0x01 0x01 +#define IMX952_PAD_SD2_CMD__WAKEUPMIX_TOP_I3C2_PUR 0x01= D4 0x0404 0x0000 0x02 0x00 +#define IMX952_PAD_SD2_CMD__WAKEUPMIX_TOP_I3C2_PUR_B 0x01= D4 0x0404 0x0000 0x03 0x00 +#define IMX952_PAD_SD2_CMD__WAKEUPMIX_TOP_FLEXIO1_FLEXIO_2 0x01= D4 0x0404 0x04C4 0x04 0x01 +#define IMX952_PAD_SD2_CMD__WAKEUPMIX_TOP_GPIO3_IO_2 0x01= D4 0x0404 0x0000 0x05 0x00 +#define IMX952_PAD_SD2_CMD__CCMSRCGPCMIX_TOP_OBSERVE_1 0x01= D4 0x0404 0x0000 0x06 0x00 + +#define IMX952_PAD_SD2_DATA0__WAKEUPMIX_TOP_USDHC2_DATA0 0x01= D8 0x0408 0x0000 0x00 0x00 +#define IMX952_PAD_SD2_DATA0__NETCMIX_TOP_NETC_TMR_1588_PP2 0x01= D8 0x0408 0x0000 0x01 0x00 +#define IMX952_PAD_SD2_DATA0__WAKEUPMIX_TOP_CAN2_TX 0x01= D8 0x0408 0x0000 0x02 0x00 +#define IMX952_PAD_SD2_DATA0__WAKEUPMIX_TOP_FLEXIO1_FLEXIO_3 0x01= D8 0x0408 0x04C8 0x04 0x01 +#define IMX952_PAD_SD2_DATA0__WAKEUPMIX_TOP_GPIO3_IO_3 0x01= D8 0x0408 0x0000 0x05 0x00 +#define IMX952_PAD_SD2_DATA0__CCMSRCGPCMIX_TOP_OBSERVE_2 0x01= D8 0x0408 0x0000 0x06 0x00 + +#define IMX952_PAD_SD2_DATA1__WAKEUPMIX_TOP_USDHC2_DATA1 0x01= DC 0x040C 0x0000 0x00 0x00 +#define IMX952_PAD_SD2_DATA1__NETCMIX_TOP_NETC_TMR_1588_CLK 0x01= DC 0x040C 0x0000 0x01 0x00 +#define IMX952_PAD_SD2_DATA1__WAKEUPMIX_TOP_CAN2_RX 0x01= DC 0x040C 0x04A4 0x02 0x03 +#define IMX952_PAD_SD2_DATA1__WAKEUPMIX_TOP_FLEXIO1_FLEXIO_4 0x01= DC 0x040C 0x04CC 0x04 0x01 +#define IMX952_PAD_SD2_DATA1__WAKEUPMIX_TOP_GPIO3_IO_4 0x01= DC 0x040C 0x0000 0x05 0x00 + +#define IMX952_PAD_SD2_DATA2__WAKEUPMIX_TOP_USDHC2_DATA2 0x01= E0 0x0410 0x0000 0x00 0x00 +#define IMX952_PAD_SD2_DATA2__NETCMIX_TOP_NETC_TMR_1588_PP3 0x01= E0 0x0410 0x0000 0x01 0x00 +#define IMX952_PAD_SD2_DATA2__NETCMIX_TOP_MQS2_RIGHT 0x01= E0 0x0410 0x0000 0x02 0x00 +#define IMX952_PAD_SD2_DATA2__WAKEUPMIX_TOP_FLEXIO1_FLEXIO_5 0x01= E0 0x0410 0x04D0 0x04 0x01 +#define IMX952_PAD_SD2_DATA2__WAKEUPMIX_TOP_GPIO3_IO_5 0x01= E0 0x0410 0x0000 0x05 0x00 + +#define IMX952_PAD_SD2_DATA3__WAKEUPMIX_TOP_USDHC2_DATA3 0x01= E4 0x0414 0x0000 0x00 0x00 +#define IMX952_PAD_SD2_DATA3__WAKEUPMIX_TOP_LPTMR2_ALT0 0x01= E4 0x0414 0x0574 0x01 0x01 +#define IMX952_PAD_SD2_DATA3__NETCMIX_TOP_MQS2_LEFT 0x01= E4 0x0414 0x0000 0x02 0x00 +#define IMX952_PAD_SD2_DATA3__NETCMIX_TOP_NETC_TMR_1588_ALARM1 0x01= E4 0x0414 0x0000 0x03 0x00 +#define IMX952_PAD_SD2_DATA3__WAKEUPMIX_TOP_FLEXIO1_FLEXIO_6 0x01= E4 0x0414 0x04D4 0x04 0x01 +#define IMX952_PAD_SD2_DATA3__WAKEUPMIX_TOP_GPIO3_IO_6 0x01= E4 0x0414 0x0000 0x05 0x00 + +#define IMX952_PAD_SD2_RESET_B__WAKEUPMIX_TOP_USDHC2_RESET_B 0x01= E8 0x0418 0x0000 0x00 0x00 +#define IMX952_PAD_SD2_RESET_B__WAKEUPMIX_TOP_LPTMR2_ALT1 0x01= E8 0x0418 0x0578 0x01 0x01 +#define IMX952_PAD_SD2_RESET_B__NETCMIX_TOP_NETC_TMR_1588_GCLK 0x01= E8 0x0418 0x0000 0x03 0x00 +#define IMX952_PAD_SD2_RESET_B__WAKEUPMIX_TOP_FLEXIO1_FLEXIO_7 0x01= E8 0x0418 0x04D8 0x04 0x01 +#define IMX952_PAD_SD2_RESET_B__WAKEUPMIX_TOP_GPIO3_IO_7 0x01= E8 0x0418 0x0000 0x05 0x00 + +#define IMX952_PAD_I2C1_SCL__AONMIX_TOP_LPI2C1_SCL 0x01= EC 0x041C 0x0000 0x00 0x00 +#define IMX952_PAD_I2C1_SCL__AONMIX_TOP_I3C1_SCL 0x01= EC 0x041C 0x0000 0x01 0x00 +#define IMX952_PAD_I2C1_SCL__AONMIX_TOP_LPUART1_DCD_B 0x01= EC 0x041C 0x0000 0x02 0x00 +#define IMX952_PAD_I2C1_SCL__AONMIX_TOP_TPM2_CH0 0x01= EC 0x041C 0x0000 0x03 0x00 +#define IMX952_PAD_I2C1_SCL__VPUMIX_TOP_UART_RX 0x01= EC 0x041C 0x0000 0x04 0x00 +#define IMX952_PAD_I2C1_SCL__AONMIX_TOP_GPIO1_IO_0 0x01= EC 0x041C 0x0000 0x05 0x00 + +#define IMX952_PAD_I2C1_SDA__AONMIX_TOP_LPI2C1_SDA 0x01= F0 0x0420 0x0000 0x00 0x00 +#define IMX952_PAD_I2C1_SDA__AONMIX_TOP_I3C1_SDA 0x01= F0 0x0420 0x0000 0x01 0x00 +#define IMX952_PAD_I2C1_SDA__AONMIX_TOP_LPUART1_RIN_B 0x01= F0 0x0420 0x0000 0x02 0x00 +#define IMX952_PAD_I2C1_SDA__AONMIX_TOP_TPM2_CH1 0x01= F0 0x0420 0x0000 0x03 0x00 +#define IMX952_PAD_I2C1_SDA__VPUMIX_TOP_UART_TX 0x01= F0 0x0420 0x0000 0x04 0x00 +#define IMX952_PAD_I2C1_SDA__AONMIX_TOP_GPIO1_IO_1 0x01= F0 0x0420 0x0000 0x05 0x00 + +#define IMX952_PAD_I2C2_SCL__AONMIX_TOP_LPI2C2_SCL 0x01= F4 0x0424 0x0000 0x00 0x00 +#define IMX952_PAD_I2C2_SCL__AONMIX_TOP_I3C1_PUR 0x01= F4 0x0424 0x0000 0x01 0x00 +#define IMX952_PAD_I2C2_SCL__AONMIX_TOP_LPUART2_DCD_B 0x01= F4 0x0424 0x0000 0x02 0x00 +#define IMX952_PAD_I2C2_SCL__AONMIX_TOP_TPM2_CH2 0x01= F4 0x0424 0x0000 0x03 0x00 +#define IMX952_PAD_I2C2_SCL__AONMIX_TOP_SAI1_RX_SYNC 0x01= F4 0x0424 0x0000 0x04 0x00 +#define IMX952_PAD_I2C2_SCL__AONMIX_TOP_GPIO1_IO_2 0x01= F4 0x0424 0x0000 0x05 0x00 +#define IMX952_PAD_I2C2_SCL__AONMIX_TOP_I3C1_PUR_B 0x01= F4 0x0424 0x0000 0x06 0x00 + +#define IMX952_PAD_I2C2_SDA__AONMIX_TOP_LPI2C2_SDA 0x01= F8 0x0428 0x0000 0x00 0x00 +#define IMX952_PAD_I2C2_SDA__AONMIX_TOP_LPUART2_RIN_B 0x01= F8 0x0428 0x0000 0x02 0x00 +#define IMX952_PAD_I2C2_SDA__AONMIX_TOP_TPM2_CH3 0x01= F8 0x0428 0x0000 0x03 0x00 +#define IMX952_PAD_I2C2_SDA__AONMIX_TOP_SAI1_RX_BCLK 0x01= F8 0x0428 0x0000 0x04 0x00 +#define IMX952_PAD_I2C2_SDA__AONMIX_TOP_GPIO1_IO_3 0x01= F8 0x0428 0x0000 0x05 0x00 + +#define IMX952_PAD_UART1_RXD__AONMIX_TOP_LPUART1_RX 0x01= FC 0x042C 0x0000 0x00 0x00 +#define IMX952_PAD_UART1_RXD__AONMIX_TOP_UART_CSSI_RX 0x01= FC 0x042C 0x0000 0x01 0x00 +#define IMX952_PAD_UART1_RXD__AONMIX_TOP_LPSPI2_SIN 0x01= FC 0x042C 0x0000 0x02 0x00 +#define IMX952_PAD_UART1_RXD__AONMIX_TOP_TPM1_CH0 0x01= FC 0x042C 0x0000 0x03 0x00 +#define IMX952_PAD_UART1_RXD__AONMIX_TOP_GPIO1_IO_4 0x01= FC 0x042C 0x0000 0x05 0x00 + +#define IMX952_PAD_UART1_TXD__AONMIX_TOP_LPUART1_TX 0x02= 00 0x0430 0x0000 0x00 0x00 +#define IMX952_PAD_UART1_TXD__AONMIX_TOP_UART_CSSI_TX 0x02= 00 0x0430 0x0000 0x01 0x00 +#define IMX952_PAD_UART1_TXD__AONMIX_TOP_LPSPI2_PCS0 0x02= 00 0x0430 0x0000 0x02 0x00 +#define IMX952_PAD_UART1_TXD__AONMIX_TOP_TPM1_CH1 0x02= 00 0x0430 0x0000 0x03 0x00 +#define IMX952_PAD_UART1_TXD__AONMIX_TOP_GPIO1_IO_5 0x02= 00 0x0430 0x0000 0x05 0x00 + +#define IMX952_PAD_UART2_RXD__AONMIX_TOP_LPUART2_RX 0x02= 04 0x0434 0x0000 0x00 0x00 +#define IMX952_PAD_UART2_RXD__AONMIX_TOP_LPUART1_CTS_B 0x02= 04 0x0434 0x0000 0x01 0x00 +#define IMX952_PAD_UART2_RXD__AONMIX_TOP_LPSPI2_SOUT 0x02= 04 0x0434 0x0000 0x02 0x00 +#define IMX952_PAD_UART2_RXD__AONMIX_TOP_TPM1_CH2 0x02= 04 0x0434 0x0000 0x03 0x00 +#define IMX952_PAD_UART2_RXD__AONMIX_TOP_SAI1_MCLK 0x02= 04 0x0434 0x0474 0x04 0x00 +#define IMX952_PAD_UART2_RXD__AONMIX_TOP_GPIO1_IO_6 0x02= 04 0x0434 0x0000 0x05 0x00 + +#define IMX952_PAD_UART2_TXD__AONMIX_TOP_LPUART2_TX 0x02= 08 0x0438 0x0000 0x00 0x00 +#define IMX952_PAD_UART2_TXD__AONMIX_TOP_LPUART1_RTS_B 0x02= 08 0x0438 0x0000 0x01 0x00 +#define IMX952_PAD_UART2_TXD__AONMIX_TOP_LPSPI2_SCK 0x02= 08 0x0438 0x0000 0x02 0x00 +#define IMX952_PAD_UART2_TXD__AONMIX_TOP_TPM1_CH3 0x02= 08 0x0438 0x0000 0x03 0x00 +#define IMX952_PAD_UART2_TXD__AONMIX_TOP_GPIO1_IO_7 0x02= 08 0x0438 0x0000 0x05 0x00 + +#define IMX952_PAD_PDM_CLK__AONMIX_TOP_PDM_CLK 0x02= 0C 0x043C 0x0000 0x00 0x00 +#define IMX952_PAD_PDM_CLK__AONMIX_TOP_MQS1_LEFT 0x02= 0C 0x043C 0x0000 0x01 0x00 +#define IMX952_PAD_PDM_CLK__AONMIX_TOP_LPTMR1_ALT0 0x02= 0C 0x043C 0x0000 0x04 0x00 +#define IMX952_PAD_PDM_CLK__AONMIX_TOP_GPIO1_IO_8 0x02= 0C 0x043C 0x0000 0x05 0x00 +#define IMX952_PAD_PDM_CLK__AONMIX_TOP_CAN1_TX 0x02= 0C 0x043C 0x0000 0x06 0x00 + +#define IMX952_PAD_PDM_BIT_STREAM0__AONMIX_TOP_PDM_BIT_STREAM_0 0x02= 10 0x0440 0x0464 0x00 0x00 +#define IMX952_PAD_PDM_BIT_STREAM0__AONMIX_TOP_MQS1_RIGHT 0x02= 10 0x0440 0x0000 0x01 0x00 +#define IMX952_PAD_PDM_BIT_STREAM0__AONMIX_TOP_LPSPI1_PCS1 0x02= 10 0x0440 0x0000 0x02 0x00 +#define IMX952_PAD_PDM_BIT_STREAM0__AONMIX_TOP_TPM1_EXTCLK 0x02= 10 0x0440 0x0000 0x03 0x00 +#define IMX952_PAD_PDM_BIT_STREAM0__AONMIX_TOP_LPTMR1_ALT1 0x02= 10 0x0440 0x0000 0x04 0x00 +#define IMX952_PAD_PDM_BIT_STREAM0__AONMIX_TOP_GPIO1_IO_9 0x02= 10 0x0440 0x0000 0x05 0x00 +#define IMX952_PAD_PDM_BIT_STREAM0__AONMIX_TOP_CAN1_RX 0x02= 10 0x0440 0x0460 0x06 0x00 + +#define IMX952_PAD_PDM_BIT_STREAM1__AONMIX_TOP_PDM_BIT_STREAM_1 0x02= 14 0x0444 0x0468 0x00 0x00 +#define IMX952_PAD_PDM_BIT_STREAM1__AONMIX_TOP_NMI 0x02= 14 0x0444 0x0000 0x01 0x00 +#define IMX952_PAD_PDM_BIT_STREAM1__AONMIX_TOP_LPSPI2_PCS1 0x02= 14 0x0444 0x0000 0x02 0x00 +#define IMX952_PAD_PDM_BIT_STREAM1__AONMIX_TOP_TPM2_EXTCLK 0x02= 14 0x0444 0x0000 0x03 0x00 +#define IMX952_PAD_PDM_BIT_STREAM1__AONMIX_TOP_LPTMR1_ALT2 0x02= 14 0x0444 0x0000 0x04 0x00 +#define IMX952_PAD_PDM_BIT_STREAM1__AONMIX_TOP_GPIO1_IO_10 0x02= 14 0x0444 0x0000 0x05 0x00 +#define IMX952_PAD_PDM_BIT_STREAM1__CCMSRCGPCMIX_TOP_EXT_CLK1 0x02= 14 0x0444 0x0478 0x06 0x00 + +#define IMX952_PAD_SAI1_TXFS__AONMIX_TOP_SAI1_TX_SYNC 0x02= 18 0x0448 0x0000 0x00 0x00 +#define IMX952_PAD_SAI1_TXFS__AONMIX_TOP_SAI1_TX_DATA_1 0x02= 18 0x0448 0x0000 0x01 0x00 +#define IMX952_PAD_SAI1_TXFS__AONMIX_TOP_LPSPI1_PCS0 0x02= 18 0x0448 0x0000 0x02 0x00 +#define IMX952_PAD_SAI1_TXFS__AONMIX_TOP_LPUART2_DTR_B 0x02= 18 0x0448 0x0000 0x03 0x00 +#define IMX952_PAD_SAI1_TXFS__AONMIX_TOP_MQS1_LEFT 0x02= 18 0x0448 0x0000 0x04 0x00 +#define IMX952_PAD_SAI1_TXFS__AONMIX_TOP_GPIO1_IO_11 0x02= 18 0x0448 0x0000 0x05 0x00 + +#define IMX952_PAD_SAI1_TXC__AONMIX_TOP_SAI1_TX_BCLK 0x02= 1C 0x044C 0x0000 0x00 0x00 +#define IMX952_PAD_SAI1_TXC__AONMIX_TOP_LPUART2_CTS_B 0x02= 1C 0x044C 0x0000 0x01 0x00 +#define IMX952_PAD_SAI1_TXC__AONMIX_TOP_LPSPI1_SIN 0x02= 1C 0x044C 0x0000 0x02 0x00 +#define IMX952_PAD_SAI1_TXC__AONMIX_TOP_LPUART1_DSR_B 0x02= 1C 0x044C 0x0000 0x03 0x00 +#define IMX952_PAD_SAI1_TXC__AONMIX_TOP_CAN1_RX 0x02= 1C 0x044C 0x0460 0x04 0x01 +#define IMX952_PAD_SAI1_TXC__AONMIX_TOP_GPIO1_IO_12 0x02= 1C 0x044C 0x0000 0x05 0x00 + +#define IMX952_PAD_SAI1_TXD0__AONMIX_TOP_SAI1_TX_DATA_0 0x02= 20 0x0450 0x0000 0x00 0x00 +#define IMX952_PAD_SAI1_TXD0__AONMIX_TOP_LPUART2_RTS_B 0x02= 20 0x0450 0x0000 0x01 0x00 +#define IMX952_PAD_SAI1_TXD0__AONMIX_TOP_LPSPI1_SCK 0x02= 20 0x0450 0x0000 0x02 0x00 +#define IMX952_PAD_SAI1_TXD0__AONMIX_TOP_LPUART1_DTR_B 0x02= 20 0x0450 0x0000 0x03 0x00 +#define IMX952_PAD_SAI1_TXD0__AONMIX_TOP_CAN1_TX 0x02= 20 0x0450 0x0000 0x04 0x00 +#define IMX952_PAD_SAI1_TXD0__AONMIX_TOP_GPIO1_IO_13 0x02= 20 0x0450 0x0000 0x05 0x00 + +#define IMX952_PAD_SAI1_RXD0__AONMIX_TOP_SAI1_RX_DATA_0 0x02= 24 0x0454 0x0000 0x00 0x00 +#define IMX952_PAD_SAI1_RXD0__AONMIX_TOP_SAI1_MCLK 0x02= 24 0x0454 0x0474 0x01 0x01 +#define IMX952_PAD_SAI1_RXD0__AONMIX_TOP_LPSPI1_SOUT 0x02= 24 0x0454 0x0000 0x02 0x00 +#define IMX952_PAD_SAI1_RXD0__AONMIX_TOP_LPUART2_DSR_B 0x02= 24 0x0454 0x0000 0x03 0x00 +#define IMX952_PAD_SAI1_RXD0__AONMIX_TOP_MQS1_RIGHT 0x02= 24 0x0454 0x0000 0x04 0x00 +#define IMX952_PAD_SAI1_RXD0__AONMIX_TOP_GPIO1_IO_14 0x02= 24 0x0454 0x0000 0x05 0x00 + +#define IMX952_PAD_WDOG_ANY__AONMIX_TOP_WDOG_ANY 0x02= 28 0x0458 0x0000 0x00 0x00 +#define IMX952_PAD_WDOG_ANY__AONMIX_TOP_FCCU_EOUT1 0x02= 28 0x0458 0x0000 0x01 0x00 +#define IMX952_PAD_WDOG_ANY__AONMIX_TOP_GPIO1_IO_15 0x02= 28 0x0458 0x0000 0x05 0x00 +#endif /* __DTS_IMX952_PINFUNC_H__ */ diff --git a/arch/arm64/boot/dts/freescale/imx952-power.h b/arch/arm64/boot= /dts/freescale/imx952-power.h new file mode 100644 index 0000000000000000000000000000000000000000..1d0fb8c93e249d32b8e5b05aaf2= 711ea76fb5b47 --- /dev/null +++ b/arch/arm64/boot/dts/freescale/imx952-power.h @@ -0,0 +1,44 @@ +/* SPDX-License-Identifier: (GPL-2.0-only OR MIT) */ +/* + * Copyright 2025 NXP + */ + +#ifndef __IMX952_POWER_H__ +#define __IMX952_POWER_H__ + +#define IMX952_PD_ANA 0 +#define IMX952_PD_AON 1 +#define IMX952_PD_BBSM 2 +#define IMX952_PD_CAMERA 3 +#define IMX952_PD_CCMSRCGPC 4 +#define IMX952_PD_A55C0 5 +#define IMX952_PD_A55C1 6 +#define IMX952_PD_A55C2 7 +#define IMX952_PD_A55C3 8 +#define IMX952_PD_A55P 9 +#define IMX952_PD_DDR 10 +#define IMX952_PD_DISPLAY 11 +#define IMX952_PD_GPU 12 +#define IMX952_PD_HSIO_TOP 13 +#define IMX952_PD_HSIO_WAON 14 +#define IMX952_PD_M7 15 +#define IMX952_PD_NETC 16 +#define IMX952_PD_NOC 17 +#define IMX952_PD_NPU 18 +#define IMX952_PD_VPU 19 +#define IMX952_PD_WAKEUP 20 + +#define IMX952_PERF_M33 0 +#define IMX952_PERF_WAKEUP 1 +#define IMX952_PERF_M7 2 +#define IMX952_PERF_DRAM 3 +#define IMX952_PERF_HSIO 4 +#define IMX952_PERF_NPU 5 +#define IMX952_PERF_NOC 6 +#define IMX952_PERF_A55 7 +#define IMX952_PERF_GPU 8 +#define IMX952_PERF_VPU 9 +#define IMX952_PERF_CAM 10 +#define IMX952_PERF_DISP 11 + +#endif diff --git a/arch/arm64/boot/dts/freescale/imx952.dtsi b/arch/arm64/boot/dt= s/freescale/imx952.dtsi new file mode 100644 index 0000000000000000000000000000000000000000..33bde271d394d19407562f2a427= a8a84b85bd679 --- /dev/null +++ b/arch/arm64/boot/dts/freescale/imx952.dtsi @@ -0,0 +1,1248 @@ +// SPDX-License-Identifier: (GPL-2.0-only OR MIT) +/* + * Copyright 2025 NXP + */ + +#include +#include +#include + +#include "imx952-clock.h" +#include "imx952-pinfunc.h" +#include "imx952-power.h" + +/ { + interrupt-parent =3D <&gic>; + #address-cells =3D <2>; + #size-cells =3D <2>; + + clk_ext1: clock-ext1 { + compatible =3D "fixed-clock"; + #clock-cells =3D <0>; + clock-frequency =3D <133000000>; + clock-output-names =3D "clk_ext1"; + }; + + clk_dummy: clock-dummy { + compatible =3D "fixed-clock"; + #clock-cells =3D <0>; + clock-frequency =3D <0>; + clock-output-names =3D "dummy"; + }; + + clk_ldb_pll_pixel: clock-ldb-pll-div7 { + compatible =3D "fixed-factor-clock"; + clocks =3D <&scmi_clk IMX952_CLK_LDBPLL>; + #clock-cells =3D <0>; + clock-div =3D <7>; + clock-mult =3D <1>; + clock-output-names =3D "ldb_pll_div7"; + }; + + clk_osc_24m: clock-osc-24m { + compatible =3D "fixed-clock"; + #clock-cells =3D <0>; + clock-frequency =3D <24000000>; + clock-output-names =3D "osc_24m"; + }; + + cpus { + #address-cells =3D <1>; + #size-cells =3D <0>; + + A55_0: cpu@0 { + device_type =3D "cpu"; + compatible =3D "arm,cortex-a55"; + reg =3D <0x0>; + enable-method =3D "psci"; + #cooling-cells =3D <2>; + power-domains =3D <&scmi_perf IMX952_PERF_A55>; + power-domain-names =3D "perf"; + i-cache-size =3D <32768>; + i-cache-line-size =3D <64>; + i-cache-sets =3D <128>; + d-cache-size =3D <32768>; + d-cache-line-size =3D <64>; + d-cache-sets =3D <128>; + next-level-cache =3D <&l2_cache_l0>; + }; + + A55_1: cpu@100 { + device_type =3D "cpu"; + compatible =3D "arm,cortex-a55"; + reg =3D <0x100>; + enable-method =3D "psci"; + #cooling-cells =3D <2>; + power-domains =3D <&scmi_perf IMX952_PERF_A55>; + power-domain-names =3D "perf"; + i-cache-size =3D <32768>; + i-cache-line-size =3D <64>; + i-cache-sets =3D <128>; + d-cache-size =3D <32768>; + d-cache-line-size =3D <64>; + d-cache-sets =3D <128>; + next-level-cache =3D <&l2_cache_l1>; + }; + + A55_2: cpu@200 { + device_type =3D "cpu"; + compatible =3D "arm,cortex-a55"; + reg =3D <0x200>; + enable-method =3D "psci"; + #cooling-cells =3D <2>; + power-domains =3D <&scmi_perf IMX952_PERF_A55>; + power-domain-names =3D "perf"; + i-cache-size =3D <32768>; + i-cache-line-size =3D <64>; + i-cache-sets =3D <128>; + d-cache-size =3D <32768>; + d-cache-line-size =3D <64>; + d-cache-sets =3D <128>; + next-level-cache =3D <&l2_cache_l2>; + }; + + A55_3: cpu@300 { + device_type =3D "cpu"; + compatible =3D "arm,cortex-a55"; + reg =3D <0x300>; + enable-method =3D "psci"; + #cooling-cells =3D <2>; + power-domains =3D <&scmi_perf IMX952_PERF_A55>; + power-domain-names =3D "perf"; + i-cache-size =3D <32768>; + i-cache-line-size =3D <64>; + i-cache-sets =3D <128>; + d-cache-size =3D <32768>; + d-cache-line-size =3D <64>; + d-cache-sets =3D <128>; + next-level-cache =3D <&l2_cache_l3>; + }; + + l2_cache_l0: l2-cache-l0 { + compatible =3D "cache"; + cache-size =3D <65536>; + cache-line-size =3D <64>; + cache-sets =3D <256>; + cache-level =3D <2>; + cache-unified; + next-level-cache =3D <&l3_cache>; + }; + + l2_cache_l1: l2-cache-l1 { + compatible =3D "cache"; + cache-size =3D <65536>; + cache-line-size =3D <64>; + cache-sets =3D <256>; + cache-level =3D <2>; + cache-unified; + next-level-cache =3D <&l3_cache>; + }; + + l2_cache_l2: l2-cache-l2 { + compatible =3D "cache"; + cache-size =3D <65536>; + cache-line-size =3D <64>; + cache-sets =3D <256>; + cache-level =3D <2>; + cache-unified; + next-level-cache =3D <&l3_cache>; + }; + + l2_cache_l3: l2-cache-l3 { + compatible =3D "cache"; + cache-size =3D <65536>; + cache-line-size =3D <64>; + cache-sets =3D <256>; + cache-level =3D <2>; + cache-unified; + next-level-cache =3D <&l3_cache>; + }; + + l3_cache: l3-cache { + compatible =3D "cache"; + cache-size =3D <524288>; + cache-line-size =3D <64>; + cache-sets =3D <512>; + cache-level =3D <3>; + cache-unified; + }; + + cpu-map { + cluster0 { + core0 { + cpu =3D <&A55_0>; + }; + + core1 { + cpu =3D <&A55_1>; + }; + + core2 { + cpu =3D <&A55_2>; + }; + + core3 { + cpu =3D <&A55_3>; + }; + }; + }; + }; + + firmware { + scmi { + compatible =3D "arm,scmi"; + mboxes =3D <&mu2 5 0>, <&mu2 3 0>, <&mu2 3 1>, <&mu2 5 1>; + shmem =3D <&scmi_buf0>, <&scmi_buf1>; + #address-cells =3D <1>; + #size-cells =3D <0>; + arm,max-rx-timeout-ms =3D <5000>; + + scmi_devpd: protocol@11 { + reg =3D <0x11>; + #power-domain-cells =3D <1>; + }; + + scmi_sys_power: protocol@12 { + reg =3D <0x12>; + }; + + scmi_perf: protocol@13 { + reg =3D <0x13>; + #power-domain-cells =3D <1>; + }; + + scmi_clk: protocol@14 { + reg =3D <0x14>; + #clock-cells =3D <1>; + }; + + scmi_sensor: protocol@15 { + reg =3D <0x15>; + #thermal-sensor-cells =3D <1>; + }; + + scmi_iomuxc: protocol@19 { + reg =3D <0x19>; + }; + + scmi_lmm: protocol@80 { + reg =3D <0x80>; + }; + + scmi_bbm: protocol@81 { + reg =3D <0x81>; + }; + + scmi_cpu: protocol@82 { + reg =3D <0x82>; + }; + + scmi_misc: protocol@84 { + reg =3D <0x84>; + }; + }; + }; + + gic: interrupt-controller@48000000 { + compatible =3D "arm,gic-v3"; + reg =3D <0 0x48000000 0 0x10000>, + <0 0x48060000 0 0xc0000>; + interrupts =3D ; + interrupt-parent =3D <&gic>; + interrupt-controller; + #interrupt-cells =3D <3>; + dma-noncoherent; + #address-cells =3D <2>; + #size-cells =3D <2>; + ranges; + + its: msi-controller@48040000 { + compatible =3D "arm,gic-v3-its"; + reg =3D <0 0x48040000 0 0x20000>; + msi-controller; + #msi-cells =3D <1>; + dma-noncoherent; + }; + }; + + pmu { + compatible =3D "arm,cortex-a55-pmu"; + interrupts =3D ; + }; + + psci { + compatible =3D "arm,psci-1.0"; + method =3D "smc"; + }; + + timer { + compatible =3D "arm,armv8-timer"; + interrupts =3D , + , + , + ; + clock-frequency =3D <24000000>; + arm,no-tick-in-suspend; + interrupt-parent =3D <&gic>; + }; + + usbphynop1: usbphynop1 { + compatible =3D "usb-nop-xceiv"; + #phy-cells =3D <0>; + clocks =3D <&clk_dummy>; + clock-names =3D "main_clk"; + }; + + usbphynop2: usbphynop2 { + compatible =3D "usb-nop-xceiv"; + #phy-cells =3D <0>; + clocks =3D <&clk_dummy>; + clock-names =3D "main_clk"; + }; + + soc { + compatible =3D "simple-bus"; + #address-cells =3D <2>; + #size-cells =3D <2>; + ranges =3D <0x0 0x0 0x0 0x0 0x0 0x80000000>, + <0x0 0x28000000 0x0 0x28000000 0x0 0x10000000>; + + aips2: bus@42000000 { + compatible =3D "fsl,aips-bus", "simple-bus"; + reg =3D <0x0 0x42000000 0x0 0x800000>; + ranges =3D <0x42000000 0x0 0x42000000 0x8000000>, + <0x28000000 0x0 0x28000000 0x10000000>; + #address-cells =3D <1>; + #size-cells =3D <1>; + + mu7: mailbox@42050000 { + compatible =3D "fsl,imx95-mu"; + reg =3D <0x42050000 0x10000>; + interrupts =3D ; + clocks =3D <&scmi_clk IMX952_CLK_BUSWAKEUP>; + #mbox-cells =3D <2>; + status =3D "disabled"; + }; + + wdog3: watchdog@420b0000 { + compatible =3D "fsl,imx93-wdt"; + reg =3D <0x420b0000 0x10000>; + interrupts =3D ; + clocks =3D <&scmi_clk IMX952_CLK_BUSWAKEUP>; + timeout-sec =3D <40>; + status =3D "disabled"; + }; + + tpm3: pwm@42100000 { + compatible =3D "fsl,imx7ulp-pwm"; + reg =3D <0x42100000 0x1000>; + clocks =3D <&scmi_clk IMX952_CLK_BUSWAKEUP>; + #pwm-cells =3D <3>; + status =3D "disabled"; + }; + + tpm4: pwm@42110000 { + compatible =3D "fsl,imx7ulp-pwm"; + reg =3D <0x42110000 0x1000>; + clocks =3D <&scmi_clk IMX952_CLK_TPM4>; + #pwm-cells =3D <3>; + status =3D "disabled"; + }; + + tpm5: pwm@42120000 { + compatible =3D "fsl,imx7ulp-pwm"; + reg =3D <0x42120000 0x1000>; + clocks =3D <&scmi_clk IMX952_CLK_TPM5>; + #pwm-cells =3D <3>; + status =3D "disabled"; + }; + + tpm6: pwm@42130000 { + compatible =3D "fsl,imx7ulp-pwm"; + reg =3D <0x42130000 0x1000>; + clocks =3D <&scmi_clk IMX952_CLK_TPM6>; + #pwm-cells =3D <3>; + status =3D "disabled"; + }; + + i3c2: i3c@42140000 { + compatible =3D "silvaco,i3c-master-v1"; + reg =3D <0x42140000 0x10000>; + interrupts =3D ; + #address-cells =3D <3>; + #size-cells =3D <0>; + clocks =3D <&scmi_clk IMX952_CLK_BUSWAKEUP>, + <&scmi_clk IMX952_CLK_I3C2SLOW>, + <&clk_dummy>; + clock-names =3D "pclk", "fast_clk", "slow_clk"; + status =3D "disabled"; + }; + + lpi2c3: i2c@42150000 { + compatible =3D "fsl,imx95-lpi2c", "fsl,imx7ulp-lpi2c"; + reg =3D <0x42150000 0x10000>; + interrupts =3D ; + clocks =3D <&scmi_clk IMX952_CLK_LPI2C3>, + <&scmi_clk IMX952_CLK_BUSWAKEUP>; + clock-names =3D "per", "ipg"; + #address-cells =3D <1>; + #size-cells =3D <0>; + dmas =3D <&edma2 8 0 0>, <&edma2 9 0 FSL_EDMA_RX>; + dma-names =3D "tx", "rx"; + status =3D "disabled"; + }; + + lpi2c4: i2c@42160000 { + compatible =3D "fsl,imx95-lpi2c", "fsl,imx7ulp-lpi2c"; + reg =3D <0x42160000 0x10000>; + interrupts =3D ; + clocks =3D <&scmi_clk IMX952_CLK_LPI2C4>, + <&scmi_clk IMX952_CLK_BUSWAKEUP>; + clock-names =3D "per", "ipg"; + #address-cells =3D <1>; + #size-cells =3D <0>; + dmas =3D <&edma2 10 0 0>, <&edma2 11 0 FSL_EDMA_RX>; + dma-names =3D "tx", "rx"; + status =3D "disabled"; + }; + + lpspi3: spi@42170000 { + #address-cells =3D <1>; + #size-cells =3D <0>; + compatible =3D "fsl,imx95-spi", "fsl,imx7ulp-spi"; + reg =3D <0x42170000 0x10000>; + interrupts =3D ; + clocks =3D <&scmi_clk IMX952_CLK_LPSPI3>, + <&scmi_clk IMX952_CLK_BUSWAKEUP>; + clock-names =3D "per", "ipg"; + dmas =3D <&edma2 12 0 0>, <&edma2 13 0 FSL_EDMA_RX>; + dma-names =3D "tx", "rx"; + status =3D "disabled"; + }; + + lpspi4: spi@42180000 { + #address-cells =3D <1>; + #size-cells =3D <0>; + compatible =3D "fsl,imx95-spi", "fsl,imx7ulp-spi"; + reg =3D <0x42180000 0x10000>; + interrupts =3D ; + clocks =3D <&scmi_clk IMX952_CLK_LPSPI4>, + <&scmi_clk IMX952_CLK_BUSWAKEUP>; + clock-names =3D "per", "ipg"; + dmas =3D <&edma2 14 0 0>, <&edma2 15 0 FSL_EDMA_RX>; + dma-names =3D "tx", "rx"; + status =3D "disabled"; + }; + + lpuart3: serial@42190000 { + compatible =3D "fsl,imx95-lpuart", "fsl,imx8ulp-lpuart", + "fsl,imx7ulp-lpuart"; + reg =3D <0x42190000 0x1000>; + interrupts =3D ; + clocks =3D <&scmi_clk IMX952_CLK_LPUART3>; + clock-names =3D "ipg"; + dmas =3D <&edma2 18 0 FSL_EDMA_RX>, <&edma2 17 0 0>; + dma-names =3D "rx", "tx"; + status =3D "disabled"; + }; + + lpuart4: serial@421a0000 { + compatible =3D "fsl,imx95-lpuart", "fsl,imx8ulp-lpuart", + "fsl,imx7ulp-lpuart"; + reg =3D <0x421a0000 0x1000>; + interrupts =3D ; + clocks =3D <&scmi_clk IMX952_CLK_LPUART4>; + clock-names =3D "ipg"; + dmas =3D <&edma2 20 0 FSL_EDMA_RX>, <&edma2 19 0 0>; + dma-names =3D "rx", "tx"; + status =3D "disabled"; + }; + + lpuart5: serial@421b0000 { + compatible =3D "fsl,imx95-lpuart", "fsl,imx8ulp-lpuart", + "fsl,imx7ulp-lpuart"; + reg =3D <0x421b0000 0x1000>; + interrupts =3D ; + clocks =3D <&scmi_clk IMX952_CLK_LPUART5>; + clock-names =3D "ipg"; + dmas =3D <&edma2 22 0 FSL_EDMA_RX>, <&edma2 21 0 0>; + dma-names =3D "rx", "tx"; + status =3D "disabled"; + }; + + lpuart6: serial@421c0000 { + compatible =3D "fsl,imx95-lpuart", "fsl,imx8ulp-lpuart", + "fsl,imx7ulp-lpuart"; + reg =3D <0x421c0000 0x1000>; + interrupts =3D ; + clocks =3D <&scmi_clk IMX952_CLK_LPUART6>; + clock-names =3D "ipg"; + dmas =3D <&edma2 24 0 FSL_EDMA_RX>, <&edma2 23 0 0>; + dma-names =3D "rx", "tx"; + status =3D "disabled"; + }; + + flexcan2: can@421d0000 { + compatible =3D "fsl,imx95-flexcan"; + reg =3D <0x421d0000 0x10000>; + interrupts =3D ; + clocks =3D <&scmi_clk IMX952_CLK_BUSWAKEUP>, + <&scmi_clk IMX952_CLK_CAN2>; + clock-names =3D "ipg", "per"; + assigned-clocks =3D <&scmi_clk IMX952_CLK_CAN2>; + assigned-clock-parents =3D <&scmi_clk IMX952_CLK_SYSPLL1_PFD1_DIV2>; + assigned-clock-rates =3D <40000000>; + fsl,clk-source =3D /bits/ 8 <0>; + status =3D "disabled"; + }; + + flexcan3: can@42220000 { + compatible =3D "fsl,imx95-flexcan"; + reg =3D <0x42220000 0x10000>; + interrupts =3D ; + clocks =3D <&scmi_clk IMX952_CLK_BUSWAKEUP>, + <&scmi_clk IMX952_CLK_CAN3>; + clock-names =3D "ipg", "per"; + assigned-clocks =3D <&scmi_clk IMX952_CLK_CAN3>; + assigned-clock-parents =3D <&scmi_clk IMX952_CLK_SYSPLL1_PFD1_DIV2>; + assigned-clock-rates =3D <40000000>; + fsl,clk-source =3D /bits/ 8 <0>; + status =3D "disabled"; + }; + + lpuart7: serial@422b0000 { + compatible =3D "fsl,imx95-lpuart", "fsl,imx8ulp-lpuart", + "fsl,imx7ulp-lpuart"; + reg =3D <0x422b0000 0x1000>; + interrupts =3D ; + clocks =3D <&scmi_clk IMX952_CLK_LPUART7>; + clock-names =3D "ipg"; + dmas =3D <&edma2 88 0 FSL_EDMA_RX>, <&edma2 87 0 0>; + dma-names =3D "rx", "tx"; + status =3D "disabled"; + }; + + lpuart8: serial@422c0000 { + compatible =3D "fsl,imx95-lpuart", "fsl,imx8ulp-lpuart", + "fsl,imx7ulp-lpuart"; + reg =3D <0x422c0000 0x1000>; + interrupts =3D ; + clocks =3D <&scmi_clk IMX952_CLK_LPUART8>; + clock-names =3D "ipg"; + dmas =3D <&edma2 90 0 FSL_EDMA_RX>, <&edma2 89 0 0>; + dma-names =3D "rx", "tx"; + status =3D "disabled"; + }; + + lpi2c5: i2c@422d0000 { + compatible =3D "fsl,imx95-lpi2c", "fsl,imx7ulp-lpi2c"; + reg =3D <0x422d0000 0x10000>; + interrupts =3D ; + clocks =3D <&scmi_clk IMX952_CLK_LPI2C5>, + <&scmi_clk IMX952_CLK_BUSWAKEUP>; + clock-names =3D "per", "ipg"; + #address-cells =3D <1>; + #size-cells =3D <0>; + dmas =3D <&edma2 71 0 0>, <&edma2 72 0 FSL_EDMA_RX>; + dma-names =3D "tx", "rx"; + status =3D "disabled"; + }; + + lpi2c6: i2c@422e0000 { + compatible =3D "fsl,imx95-lpi2c", "fsl,imx7ulp-lpi2c"; + reg =3D <0x422e0000 0x10000>; + interrupts =3D ; + clocks =3D <&scmi_clk IMX952_CLK_LPI2C6>, + <&scmi_clk IMX952_CLK_BUSWAKEUP>; + clock-names =3D "per", "ipg"; + #address-cells =3D <1>; + #size-cells =3D <0>; + dmas =3D <&edma2 73 0 0>, <&edma2 74 0 FSL_EDMA_RX>; + dma-names =3D "tx", "rx"; + status =3D "disabled"; + }; + + lpi2c7: i2c@422f0000 { + compatible =3D "fsl,imx95-lpi2c", "fsl,imx7ulp-lpi2c"; + reg =3D <0x422f0000 0x10000>; + interrupts =3D ; + clocks =3D <&scmi_clk IMX952_CLK_LPI2C7>, + <&scmi_clk IMX952_CLK_BUSWAKEUP>; + clock-names =3D "per", "ipg"; + #address-cells =3D <1>; + #size-cells =3D <0>; + dmas =3D <&edma2 75 0 0>, <&edma2 76 0 FSL_EDMA_RX>; + dma-names =3D "tx", "rx"; + status =3D "disabled"; + }; + + lpi2c8: i2c@42300000 { + compatible =3D "fsl,imx95-lpi2c", "fsl,imx7ulp-lpi2c"; + reg =3D <0x42300000 0x10000>; + interrupts =3D ; + clocks =3D <&scmi_clk IMX952_CLK_LPI2C8>, + <&scmi_clk IMX952_CLK_BUSWAKEUP>; + clock-names =3D "per", "ipg"; + #address-cells =3D <1>; + #size-cells =3D <0>; + dmas =3D <&edma2 77 0 0>, <&edma2 78 0 FSL_EDMA_RX>; + dma-names =3D "tx", "rx"; + status =3D "disabled"; + }; + + lpspi5: spi@42310000 { + compatible =3D "fsl,imx95-spi", "fsl,imx7ulp-spi"; + reg =3D <0x42310000 0x10000>; + interrupts =3D ; + #address-cells =3D <1>; + #size-cells =3D <0>; + clocks =3D <&scmi_clk IMX952_CLK_LPSPI5>, + <&scmi_clk IMX952_CLK_BUSWAKEUP>; + clock-names =3D "per", "ipg"; + dmas =3D <&edma2 79 0 0>, <&edma2 80 0 FSL_EDMA_RX>; + dma-names =3D "tx", "rx"; + status =3D "disabled"; + }; + + lpspi6: spi@42320000 { + compatible =3D "fsl,imx95-spi", "fsl,imx7ulp-spi"; + reg =3D <0x42320000 0x10000>; + interrupts =3D ; + #address-cells =3D <1>; + #size-cells =3D <0>; + clocks =3D <&scmi_clk IMX952_CLK_LPSPI6>, + <&scmi_clk IMX952_CLK_BUSWAKEUP>; + clock-names =3D "per", "ipg"; + dmas =3D <&edma2 81 0 0>, <&edma2 82 0 FSL_EDMA_RX>; + dma-names =3D "tx", "rx"; + status =3D "disabled"; + }; + + lpspi7: spi@42330000 { + compatible =3D "fsl,imx95-spi", "fsl,imx7ulp-spi"; + reg =3D <0x42330000 0x10000>; + interrupts =3D ; + #address-cells =3D <1>; + #size-cells =3D <0>; + clocks =3D <&scmi_clk IMX952_CLK_LPSPI7>, + <&scmi_clk IMX952_CLK_BUSWAKEUP>; + clock-names =3D "per", "ipg"; + dmas =3D <&edma2 83 0 0>, <&edma2 84 0 FSL_EDMA_RX>; + dma-names =3D "tx", "rx"; + status =3D "disabled"; + }; + + lpspi8: spi@42340000 { + compatible =3D "fsl,imx95-spi", "fsl,imx7ulp-spi"; + reg =3D <0x42340000 0x10000>; + interrupts =3D ; + #address-cells =3D <1>; + #size-cells =3D <0>; + clocks =3D <&scmi_clk IMX952_CLK_LPSPI8>, + <&scmi_clk IMX952_CLK_BUSWAKEUP>; + clock-names =3D "per", "ipg"; + dmas =3D <&edma2 85 0 0>, <&edma2 86 0 FSL_EDMA_RX>; + dma-names =3D "tx", "rx"; + status =3D "disabled"; + }; + + mu8: mailbox@42350000 { + compatible =3D "fsl,imx95-mu"; + reg =3D <0x42350000 0x10000>; + interrupts =3D ; + clocks =3D <&scmi_clk IMX952_CLK_BUSWAKEUP>; + #mbox-cells =3D <2>; + status =3D "disabled"; + }; + }; + + aips3: bus@42800000 { + compatible =3D "fsl,aips-bus", "simple-bus"; + reg =3D <0 0x42800000 0 0x800000>; + #address-cells =3D <1>; + #size-cells =3D <1>; + ranges =3D <0x42800000 0x0 0x42800000 0x800000>; + + edma2: dma-controller@42800000 { + compatible =3D "fsl,imx95-edma5"; + reg =3D <0x42800000 0x210000>; + clocks =3D <&scmi_clk IMX952_CLK_BUSWAKEUP>; + clock-names =3D "dma"; + #dma-cells =3D <3>; + dma-channels =3D <64>; + interrupts =3D , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + ; //error irq + }; + + usdhc1: mmc@42c20000 { + compatible =3D "fsl,imx95-usdhc", "fsl,imx8mm-usdhc"; + reg =3D <0x42c20000 0x10000>; + interrupts =3D ; + clocks =3D <&scmi_clk IMX952_CLK_BUSWAKEUP>, + <&scmi_clk IMX952_CLK_WAKEUPAXI>, + <&scmi_clk IMX952_CLK_USDHC1>; + clock-names =3D "ipg", "ahb", "per"; + assigned-clocks =3D <&scmi_clk IMX952_CLK_USDHC1>; + assigned-clock-parents =3D <&scmi_clk IMX952_CLK_SYSPLL1_PFD1>; + assigned-clock-rates =3D <400000000>; + bus-width =3D <8>; + fsl,tuning-start-tap =3D <1>; + fsl,tuning-step=3D <2>; + status =3D "disabled"; + }; + + usdhc2: mmc@42c30000 { + compatible =3D "fsl,imx95-usdhc", "fsl,imx8mm-usdhc"; + reg =3D <0x42c30000 0x10000>; + interrupts =3D ; + clocks =3D <&scmi_clk IMX952_CLK_BUSWAKEUP>, + <&scmi_clk IMX952_CLK_WAKEUPAXI>, + <&scmi_clk IMX952_CLK_USDHC2>; + clock-names =3D "ipg", "ahb", "per"; + assigned-clocks =3D <&scmi_clk IMX952_CLK_USDHC2>; + assigned-clock-parents =3D <&scmi_clk IMX952_CLK_SYSPLL1_PFD1>; + assigned-clock-rates =3D <200000000>; + bus-width =3D <4>; + fsl,tuning-start-tap =3D <1>; + fsl,tuning-step=3D <2>; + status =3D "disabled"; + }; + + usdhc3: mmc@42c40000 { + compatible =3D "fsl,imx95-usdhc", "fsl,imx8mm-usdhc"; + reg =3D <0x42c40000 0x10000>; + interrupts =3D ; + clocks =3D <&scmi_clk IMX952_CLK_BUSWAKEUP>, + <&scmi_clk IMX952_CLK_WAKEUPAXI>, + <&scmi_clk IMX952_CLK_USDHC3>; + clock-names =3D "ipg", "ahb", "per"; + bus-width =3D <4>; + fsl,tuning-start-tap =3D <1>; + fsl,tuning-step =3D <2>; + status =3D "disabled"; + }; + }; + + gpio2: gpio@43810000 { + compatible =3D "fsl,imx95-gpio", "fsl,imx8ulp-gpio"; + reg =3D <0x0 0x43810000 0x0 0x1000>; + gpio-controller; + #gpio-cells =3D <2>; + interrupts =3D , + ; + interrupt-controller; + #interrupt-cells =3D <2>; + clocks =3D <&scmi_clk IMX952_CLK_BUSWAKEUP>, + <&scmi_clk IMX952_CLK_BUSWAKEUP>; + clock-names =3D "gpio", "port"; + gpio-ranges =3D <&scmi_iomuxc 0 4 32>; + ngpios =3D <32>; + }; + + gpio3: gpio@43820000 { + compatible =3D "fsl,imx95-gpio", "fsl,imx8ulp-gpio"; + reg =3D <0x0 0x43820000 0x0 0x1000>; + gpio-controller; + #gpio-cells =3D <2>; + interrupts =3D , + ; + interrupt-controller; + #interrupt-cells =3D <2>; + clocks =3D <&scmi_clk IMX952_CLK_BUSWAKEUP>, + <&scmi_clk IMX952_CLK_BUSWAKEUP>; + clock-names =3D "gpio", "port"; + gpio-ranges =3D <&scmi_iomuxc 0 115 8>, <&scmi_iomuxc 8 85 18>, + <&scmi_iomuxc 26 53 2>, <&scmi_iomuxc 28 0 4>; + ngpios =3D <32>; + }; + + gpio4: gpio@43840000 { + compatible =3D "fsl,imx95-gpio", "fsl,imx8ulp-gpio"; + reg =3D <0x0 0x43840000 0x0 0x1000>; + gpio-controller; + #gpio-cells =3D <2>; + interrupts =3D , + ; + interrupt-controller; + #interrupt-cells =3D <2>; + clocks =3D <&scmi_clk IMX952_CLK_BUSWAKEUP>, + <&scmi_clk IMX952_CLK_BUSWAKEUP>; + clock-names =3D "gpio", "port"; + gpio-ranges =3D <&scmi_iomuxc 0 57 28>, <&scmi_iomuxc 28 55 2>; + ngpios =3D <30>; + }; + + gpio5: gpio@43850000 { + compatible =3D "fsl,imx95-gpio", "fsl,imx8ulp-gpio"; + reg =3D <0x0 0x43850000 0x0 0x1000>; + gpio-controller; + #gpio-cells =3D <2>; + interrupts =3D , + ; + interrupt-controller; + #interrupt-cells =3D <2>; + clocks =3D <&scmi_clk IMX952_CLK_BUSWAKEUP>, + <&scmi_clk IMX952_CLK_BUSWAKEUP>; + clock-names =3D "gpio", "port"; + gpio-ranges =3D <&scmi_iomuxc 0 103 12>, <&scmi_iomuxc 12 36 6>; + ngpios =3D <18>; + }; + + aips1: bus@44000000 { + compatible =3D "fsl,aips-bus", "simple-bus"; + reg =3D <0x0 0x44000000 0x0 0x800000>; + ranges =3D <0x44000000 0x0 0x44000000 0x800000>; + #address-cells =3D <1>; + #size-cells =3D <1>; + + edma1: dma-controller@44000000 { + compatible =3D "fsl,imx93-edma3"; + reg =3D <0x44000000 0x210000>; + clocks =3D <&scmi_clk IMX952_CLK_BUSAON>; + clock-names =3D "dma"; + #dma-cells =3D <3>; + dma-channels =3D <32>; + interrupts =3D , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + ; //error irq + }; + + mu1: mailbox@44220000 { + compatible =3D "fsl,imx95-mu"; + reg =3D <0x44220000 0x10000>; + interrupts =3D ; + clocks =3D <&scmi_clk IMX952_CLK_BUSAON>; + #mbox-cells =3D <2>; + status =3D "disabled"; + }; + + system_counter: timer@44290000 { + compatible =3D "nxp,imx95-sysctr-timer"; + reg =3D <0x44290000 0x30000>; + interrupts =3D ; + clocks =3D <&clk_osc_24m>; + clock-names =3D "per"; + nxp,no-divider; + }; + + i3c1: i3c@44330000 { + compatible =3D "silvaco,i3c-master-v1"; + reg =3D <0x44330000 0x10000>; + interrupts =3D ; + #address-cells =3D <3>; + #size-cells =3D <0>; + clocks =3D <&scmi_clk IMX952_CLK_BUSAON>, + <&scmi_clk IMX952_CLK_I3C1SLOW>, + <&clk_dummy>; + clock-names =3D "pclk", "fast_clk", "slow_clk"; + status =3D "disabled"; + }; + + lpi2c1: i2c@44340000 { + compatible =3D "fsl,imx95-lpi2c", "fsl,imx7ulp-lpi2c"; + reg =3D <0x44340000 0x10000>; + interrupts =3D ; + clocks =3D <&scmi_clk IMX952_CLK_LPI2C1>, + <&scmi_clk IMX952_CLK_BUSAON>; + clock-names =3D "per", "ipg"; + #address-cells =3D <1>; + #size-cells =3D <0>; + dmas =3D <&edma1 12 0 0>, <&edma1 13 0 FSL_EDMA_RX> ; + dma-names =3D "tx", "rx"; + status =3D "disabled"; + }; + + lpi2c2: i2c@44350000 { + compatible =3D "fsl,imx95-lpi2c", "fsl,imx7ulp-lpi2c"; + reg =3D <0x44350000 0x10000>; + interrupts =3D ; + clocks =3D <&scmi_clk IMX952_CLK_LPI2C2>, + <&scmi_clk IMX952_CLK_BUSAON>; + clock-names =3D "per", "ipg"; + #address-cells =3D <1>; + #size-cells =3D <0>; + dmas =3D <&edma1 14 0 0>, <&edma1 15 0 FSL_EDMA_RX> ; + dma-names =3D "tx", "rx"; + status =3D "disabled"; + }; + + lpspi1: spi@44360000 { + compatible =3D "fsl,imx95-spi", "fsl,imx7ulp-spi"; + reg =3D <0x44360000 0x10000>; + interrupts =3D ; + clocks =3D <&scmi_clk IMX952_CLK_LPSPI1>, + <&scmi_clk IMX952_CLK_BUSAON>; + clock-names =3D "per", "ipg"; + #address-cells =3D <1>; + #size-cells =3D <0>; + dmas =3D <&edma1 16 0 FSL_EDMA_RX>, <&edma1 17 0 0> ; + dma-names =3D "tx", "rx"; + status =3D "disabled"; + }; + + lpspi2: spi@44370000 { + compatible =3D "fsl,imx95-spi", "fsl,imx7ulp-spi"; + reg =3D <0x44370000 0x10000>; + interrupts =3D ; + clocks =3D <&scmi_clk IMX952_CLK_LPSPI2>, + <&scmi_clk IMX952_CLK_BUSAON>; + clock-names =3D "per", "ipg"; + #address-cells =3D <1>; + #size-cells =3D <0>; + dmas =3D <&edma1 18 0 FSL_EDMA_RX>, <&edma1 19 0 0> ; + dma-names =3D "tx", "rx"; + status =3D "disabled"; + }; + + lpuart1: serial@44380000 { + compatible =3D "fsl,imx95-lpuart", "fsl,imx8ulp-lpuart", + "fsl,imx7ulp-lpuart"; + reg =3D <0x44380000 0x1000>; + interrupts =3D ; + clocks =3D <&scmi_clk IMX952_CLK_LPUART1>; + clock-names =3D "ipg"; + dmas =3D <&edma1 21 0 FSL_EDMA_RX>, <&edma1 20 0 0>; + dma-names =3D "rx", "tx"; + status =3D "disabled"; + }; + + lpuart2: serial@44390000 { + compatible =3D "fsl,imx95-lpuart", "fsl,imx8ulp-lpuart", + "fsl,imx7ulp-lpuart"; + reg =3D <0x44390000 0x1000>; + interrupts =3D ; + clocks =3D <&scmi_clk IMX952_CLK_LPUART2>; + clock-names =3D "ipg"; + dmas =3D <&edma1 23 0 FSL_EDMA_RX>, <&edma1 22 0 0>; + dma-names =3D "rx", "tx"; + status =3D "disabled"; + }; + + flexcan1: can@443a0000 { + compatible =3D "fsl,imx95-flexcan"; + reg =3D <0x443a0000 0x10000>; + interrupts =3D ; + clocks =3D <&scmi_clk IMX952_CLK_BUSAON>, + <&scmi_clk IMX952_CLK_CAN1>; + clock-names =3D "ipg", "per"; + assigned-clocks =3D <&scmi_clk IMX952_CLK_CAN1>; + assigned-clock-parents =3D <&scmi_clk IMX952_CLK_SYSPLL1_PFD1_DIV2>; + assigned-clock-rates =3D <40000000>; + fsl,clk-source =3D /bits/ 8 <0>; + status =3D "disabled"; + }; + + adc1: adc@44530000 { + compatible =3D "nxp,imx93-adc"; + reg =3D <0x44530000 0x10000>; + interrupts =3D , + , + ; + clocks =3D <&scmi_clk IMX952_CLK_ADC>; + clock-names =3D "ipg"; + #io-channel-cells =3D <1>; + status =3D "disabled"; + }; + + mu2: mailbox@445b0000 { + compatible =3D "fsl,imx95-mu"; + reg =3D <0x445b0000 0x1000>; + ranges; + interrupts =3D ; + #address-cells =3D <1>; + #size-cells =3D <1>; + #mbox-cells =3D <2>; + + sram0: sram@445b1000 { + compatible =3D "mmio-sram"; + reg =3D <0x445b1000 0x400>; + ranges =3D <0x0 0x445b1000 0x400>; + #address-cells =3D <1>; + #size-cells =3D <1>; + + scmi_buf0: scmi-sram-section@0 { + compatible =3D "arm,scmi-shmem"; + reg =3D <0x0 0x80>; + }; + + scmi_buf1: scmi-sram-section@80 { + compatible =3D "arm,scmi-shmem"; + reg =3D <0x80 0x80>; + }; + }; + + }; + + mu3: mailbox@445d0000 { + compatible =3D "fsl,imx95-mu"; + reg =3D <0x445d0000 0x10000>; + interrupts =3D ; + clocks =3D <&scmi_clk IMX952_CLK_BUSAON>; + #mbox-cells =3D <2>; + status =3D "disabled"; + }; + + mu4: mailbox@445f0000 { + compatible =3D "fsl,imx95-mu"; + reg =3D <0x445f0000 0x10000>; + interrupts =3D ; + clocks =3D <&scmi_clk IMX952_CLK_BUSAON>; + #mbox-cells =3D <2>; + status =3D "disabled"; + }; + + mu5: mailbox@44610000 { + compatible =3D "fsl,imx95-mu"; + reg =3D <0x44610000 0x10000>; + interrupts =3D ; + clocks =3D <&scmi_clk IMX952_CLK_BUSAON>; + #mbox-cells =3D <2>; + status =3D "disabled"; + }; + + mu6: mailbox@44630000 { + compatible =3D "fsl,imx95-mu"; + reg =3D <0x44630000 0x10000>; + interrupts =3D ; + clocks =3D <&scmi_clk IMX952_CLK_BUSAON>; + #mbox-cells =3D <2>; + status =3D "disabled"; + }; + }; + + v2x_mu0: mailbox@47300000 { + compatible =3D "fsl,imx95-mu-v2x"; + reg =3D <0x0 0x47300000 0x0 0x10000>; + interrupts =3D ; + #mbox-cells =3D <2>; + }; + + v2x_mu2: mailbox@47320000 { + compatible =3D "fsl,imx95-mu-v2x"; + reg =3D <0x0 0x47320000 0x0 0x10000>; + interrupts =3D ; + #mbox-cells =3D <2>; + }; + + v2x_mu3: mailbox@47330000 { + compatible =3D "fsl,imx95-mu-v2x"; + reg =3D <0x0 0x47330000 0x0 0x10000>; + interrupts =3D ; + #mbox-cells =3D <2>; + }; + + v2x_mu4: mailbox@47340000 { + compatible =3D "fsl,imx95-mu-v2x"; + reg =3D <0x0 0x47340000 0x0 0x10000>; + interrupts =3D ; + #mbox-cells =3D <2>; + }; + + v2x_mu: mailbox@47350000 { + compatible =3D "fsl,imx95-mu-v2x"; + reg =3D <0x0 0x47350000 0x0 0x10000>; + interrupts =3D ; + #mbox-cells =3D <2>; + }; + + /* GPIO1 is under exclusive control of System Manager */ + gpio1: gpio@47400000 { + compatible =3D "fsl,imx95-gpio", "fsl,imx8ulp-gpio"; + reg =3D <0x0 0x47400000 0x0 0x1000>; + gpio-controller; + #gpio-cells =3D <2>; + interrupts =3D , + ; + interrupt-controller; + #interrupt-cells =3D <2>; + clocks =3D <&scmi_clk IMX952_CLK_M33>, + <&scmi_clk IMX952_CLK_M33>; + clock-names =3D "gpio", "port"; + gpio-ranges =3D <&scmi_iomuxc 0 123 16>; + ngpios =3D <16>; + status =3D "disabled"; + }; + + elemu0: mailbox@47520000 { + compatible =3D "fsl,imx95-mu-ele"; + reg =3D <0x0 0x47520000 0x0 0x10000>; + interrupts =3D ; + #mbox-cells =3D <2>; + status =3D "disabled"; + }; + + elemu1: mailbox@47530000 { + compatible =3D "fsl,imx95-mu-ele"; + reg =3D <0x0 0x47530000 0x0 0x10000>; + interrupts =3D ; + #mbox-cells =3D <2>; + status =3D "disabled"; + }; + + elemu2: mailbox@47540000 { + compatible =3D "fsl,imx95-mu-ele"; + reg =3D <0x0 0x47540000 0x0 0x10000>; + interrupts =3D ; + #mbox-cells =3D <2>; + status =3D "disabled"; + }; + + elemu3: mailbox@47550000 { + compatible =3D "fsl,imx95-mu-ele"; + reg =3D <0x0 0x47550000 0x0 0x10000>; + interrupts =3D ; + #mbox-cells =3D <2>; + }; + + elemu4: mailbox@47560000 { + compatible =3D "fsl,imx95-mu-ele"; + reg =3D <0x0 0x47560000 0x0 0x10000>; + interrupts =3D ; + #mbox-cells =3D <2>; + status =3D "disabled"; + }; + + elemu5: mailbox@47570000 { + compatible =3D "fsl,imx95-mu-ele"; + reg =3D <0x0 0x47570000 0x0 0x10000>; + interrupts =3D ; + #mbox-cells =3D <2>; + status =3D "disabled"; + }; + + usb1: usb@4c100000 { + compatible =3D "fsl,imx95-usb", "fsl,imx7d-usb", "fsl,imx27-usb"; + reg =3D <0x0 0x4c100000 0x0 0x200>; + interrupts =3D , + ; + clocks =3D <&scmi_clk IMX952_CLK_CGC_HSIOUSB>, + <&scmi_clk IMX952_CLK_OSC32K>; + clock-names =3D "usb_ctrl_root", "usb_wakeup"; + power-domains =3D <&scmi_devpd IMX952_PD_HSIO_TOP>; + phys =3D <&usbphynop1>; + fsl,usbmisc =3D <&usbmisc1 0>; + status =3D "disabled"; + }; + + usbmisc1: usbmisc@4c100200 { + compatible =3D "fsl,imx95-usbmisc", "fsl,imx7d-usbmisc", "fsl,imx6q-usb= misc"; + #index-cells =3D <1>; + reg =3D <0x0 0x4c100200 0x0 0x200>, + <0x0 0x4c010010 0x0 0x4>; + }; + + usb2: usb@4c200000 { + compatible =3D "fsl,imx95-usb", "fsl,imx7d-usb", "fsl,imx27-usb"; + reg =3D <0x0 0x4c200000 0x0 0x200>; + interrupts =3D , + ; + clocks =3D <&scmi_clk IMX952_CLK_CGC_HSIOUSB>, + <&scmi_clk IMX952_CLK_OSC32K>; + clock-names =3D "usb_ctrl_root", "usb_wakeup"; + power-domains =3D <&scmi_devpd IMX952_PD_HSIO_TOP>; + phys =3D <&usbphynop2>; + fsl,usbmisc =3D <&usbmisc2 0>; + status =3D "disabled"; + }; + + usbmisc2: usbmisc@4c200200 { + compatible =3D "fsl,imx95-usbmisc", "fsl,imx7d-usbmisc", "fsl,imx6q-usb= misc"; + #index-cells =3D <1>; + reg =3D <0x0 0x4c200200 0x0 0x200>, + <0x0 0x4c010014 0x0 0x4>; + }; + }; +}; --=20 2.37.1 From nobody Thu Dec 18 23:21:39 2025 Received: from GVXPR05CU001.outbound.protection.outlook.com (mail-swedencentralazon11013033.outbound.protection.outlook.com [52.101.83.33]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 9C00525A354; Wed, 17 Dec 2025 01:59:34 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=fail smtp.client-ip=52.101.83.33 ARC-Seal: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1765936778; cv=fail; b=d0umBdfmGZF8x8J9r3FEQ3IHcaA1ynDBLaSvf9dDe4d6DOJG06w7ed5EXs1IFAJiFuseR2vmngnwT/YZFrOemiU2zwEEqeFT968Zj/KgmVnGpCLyHvQmGGMgbTfBGmCi9fihYM3ID8/qi8zl48gWJx7EcFtCwlGLBYG7WQ3cdRc= ARC-Message-Signature: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1765936778; c=relaxed/simple; bh=5Y/Zx7Ye+z3UkUAyRZORKhV+ohWPiv+x4WhIhTHbu5s=; h=From:Date:Subject:Content-Type:Message-Id:References:In-Reply-To: To:Cc:MIME-Version; b=Z2cdkP1H9JAq/UmUT0DpnVkEs1hrUKKooNaJoD1MnoZVLSv5maRFDY58mYQmYmdVKJBvQP3SeR6CmcdVoA8gIKa/3ZAXytNp9KJXIoJ8Of0DEltf1f/S5/5Tp0OR9q1H7XuDyocYMbI0YmY2MSTHg4ubpzgSc8CiVKzJOT5wAS4= ARC-Authentication-Results: i=2; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=oss.nxp.com; spf=pass smtp.mailfrom=oss.nxp.com; dkim=pass (2048-bit key) header.d=NXP1.onmicrosoft.com header.i=@NXP1.onmicrosoft.com header.b=kY6mZPP5; arc=fail smtp.client-ip=52.101.83.33 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=oss.nxp.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.nxp.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=NXP1.onmicrosoft.com header.i=@NXP1.onmicrosoft.com header.b="kY6mZPP5" ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=TCDCnfCdnd7nwsL1KTHKPT2ifAKWij8iH8NaV0OC4uqflL7R7bJ/I/WU5ZgTgbf9hFi2S2aJxJ9y29PSRgAImXwae9heRHlMHRL+30V1chei/uteyFZ2ahwJPnnfi/wGIhCbN9Y7TUtPlyu17S7dOqLlm8Z/v/qjn+xR8mHnaEKw7zMwDLQMgg/1nBWbvmyqeG+aG3GpEWouEjc2GgDHKAuiAoor7FeW+qNB6z30H7diFJolnP/Px4jxI0qPmooe1L+N27QkShl4YOkWk1QSqdx5quGZz5ikdRbg4WrFIysTlbquzRQ8K+2SIGXzemSazGdi1T39gDcAdZUv/BGmGg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=zP4smW54yMoZBCN6Ka+RNK7R5G89rUAzU1ac2NggJm4=; b=cpW/DFd9ti4McCF8VcGsWhucjhpFTIK4aDxvJdcfrLae/RNfr7FBLIiQwPLgRrwzpbTeBE4sBWik23AWh9RRBN3/Ec4Xq4Kwg/TU91tP4TQjVxDQz9HnKlvCuSLPOQtMv/axJ8P4ZPu4+hWKXAu6pSa+W68qDEdqUcaZier504OMcDydVO/zXUccpoAEMGpuHRhWV/x5kgbjWEelavt0ASokXUfIx6aAYnm2N41WmOQ5E8gFiu78LvQKlmBj9Wu4n2DKOm9F3P6TRoKj7uyfArxayMNAL7Vl/ylYlM2nOsHEut6e1+rerygkvT37Z5bTSCL+8JmCSahbClIa0oSp2A== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=oss.nxp.com; dmarc=pass action=none header.from=oss.nxp.com; dkim=pass header.d=oss.nxp.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=NXP1.onmicrosoft.com; s=selector1-NXP1-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=zP4smW54yMoZBCN6Ka+RNK7R5G89rUAzU1ac2NggJm4=; b=kY6mZPP56hw+h/W0t70hRPRElnypzMyVQRw3aL+RRbADO0pGkfSl3NeZhw1iIMpARWTf02vr47pATwXtkDNXY1i+xyli28pStN6xHxioTVwL/E8Qj8smjLQPyATfgNIK7osuSWv60s9bDCgAJzFnBv51HXIYnRjTjcBy1KInMf1UFp0kpijmHVlX/1HTpIfrjhWDXGOC4bkt1dbDr9cyFsUBr7V8Hq8s9Zg0qBgODfA9tB6TvlBEEX7zoe2TpIV6fGkhzqk67KqgCHS+3h0OWev+nFfHicDGN+cTWF8dI7jUSqULoMT+bqIkrNbcg8S16VEC3PhEIO7rSiRCyILl/g== Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=oss.nxp.com; Received: from DB9PR04MB8461.eurprd04.prod.outlook.com (2603:10a6:10:2cf::20) by AM9PR04MB8953.eurprd04.prod.outlook.com (2603:10a6:20b:408::14) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9434.6; Wed, 17 Dec 2025 01:59:28 +0000 Received: from DB9PR04MB8461.eurprd04.prod.outlook.com ([fe80::b1b9:faa9:901b:c197]) by DB9PR04MB8461.eurprd04.prod.outlook.com ([fe80::b1b9:faa9:901b:c197%4]) with mapi id 15.20.9434.001; Wed, 17 Dec 2025 01:59:28 +0000 From: "Peng Fan (OSS)" Date: Wed, 17 Dec 2025 09:58:28 +0800 Subject: [PATCH 3/3] arm64: dts: freescale: Add i.MX952 EVK basic device tree Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20251217-imx952-v1-v1-3-a55a7fe2df0b@nxp.com> References: <20251217-imx952-v1-v1-0-a55a7fe2df0b@nxp.com> In-Reply-To: <20251217-imx952-v1-v1-0-a55a7fe2df0b@nxp.com> To: Rob Herring , Krzysztof Kozlowski , Conor Dooley , Shawn Guo , Sascha Hauer , Pengutronix Kernel Team , Fabio Estevam Cc: devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, imx@lists.linux.dev, linux-arm-kernel@lists.infradead.org, Peng Fan X-Mailer: b4 0.14.2 X-ClientProxiedBy: SI2P153CA0006.APCP153.PROD.OUTLOOK.COM (2603:1096:4:140::22) To DB9PR04MB8461.eurprd04.prod.outlook.com (2603:10a6:10:2cf::20) Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-MS-Exchange-MessageSentRepresentingType: 1 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: DB9PR04MB8461:EE_|AM9PR04MB8953:EE_ X-MS-Office365-Filtering-Correlation-Id: 7eddb534-b206-4bf4-2921-08de3d0fe8d6 X-MS-Exchange-SharedMailbox-RoutingAgent-Processed: True X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0;ARA:13230040|1800799024|7416014|19092799006|52116014|376014|366016|38350700014; X-Microsoft-Antispam-Message-Info: =?utf-8?B?NTFlalMxK09OMGY3dHEzSjF2M1lwdURCVEJ4eTYzSmRTSTlvbDlGRWNjS0Q1?= =?utf-8?B?SHk1RUxFYXpMSFdRekgxZmVHTEhhUTNUZUZWVXYwZ0MwRUt1cWJTYU92U3Qr?= =?utf-8?B?S2pwNHhkdnU4UWY3NG5RTHFyVjhTUmlpVHJvSVhtQ3E2RzlKNHcwc1U0VG4w?= =?utf-8?B?bkZCYi9jNk5FQ0xFUlVIZFVoayt3cXFzSmtpU1pwMTEvN1BadWNBU0VWeTBs?= =?utf-8?B?UHllSnAySzAwNHo4UVJCdzVIeGFGdXBha2RsTUUyVXJYaHBNZUNFMUo0bGI0?= =?utf-8?B?K3MyalE0dkx0aVMxQ1NxaXVRK2s3MCt0bWE3MkZ5RGNkOVRxeTQ4SERlN2c4?= =?utf-8?B?Y2k0MHRVQy82OWdVblhHc3JGdDhCMGhBNVhDZFFodGNmL0h0eUZ1citIWGU3?= =?utf-8?B?VVhKcDhURTVJQmJrRkhNNWpKUElMb2N2cTVHaHJiS0dtVkdzcUNFZGJVUndt?= =?utf-8?B?REk2dnFhaW9EaUg1SGw1ZEREY3FydEUyQVEzZDlPWE5jOUh5RlBYRFR0Z05z?= =?utf-8?B?d3RNdXZJYVNYWmxEQWs4OFlUaUhaRHU3aGJrYTlKZGFVNXhMaElvQWR5UjZT?= =?utf-8?B?NnlzUFN0WDE0WTRGeWR0RWg4VlQ0ZVJkai9XY204bFloTmFKSHM0Rmx5alR1?= =?utf-8?B?SDIwdGJzbXRyZUZ0Zmx6d24rVTJoSFAvRkxpaCtlK0g3NTZtRmVPOUpFVHlJ?= =?utf-8?B?dW4vTUlCR2hoV2FES0Q2dS9JcmlOb240Ny9NWWExUEFKRzc0Zk9mcVJweG5h?= =?utf-8?B?dmlGZnZXNVNHZWIrQ0dMMFRXVmdpT0ZHaHpqOWtnRGJ4ZUY3eXAxVHhyVGh6?= =?utf-8?B?MkVkVVFwTVE4UHRYMk1JZUUrUDRIYU81RFI1UTdFNS9jdzNQTm9keEkrWWVx?= =?utf-8?B?ZjQyQUpIMjdKY29mVTlnUDNickFYcHEvbUorZk1sQ01uVURIcGdCMVJQdFhz?= =?utf-8?B?MFBjR2VyWEJMY1NYQlJYMHB5eitML25CMUJLeVhxZmR1eWgzeklIZENEODVh?= =?utf-8?B?UDBxU3krM1ZLSEM2dlZUazlVTkttSnpQb3B2cVdzTFRtOEJGeDJpMUJyRUs5?= =?utf-8?B?ZTdvVkdSRmpYNnU1c0ZxRENDL0tkTml0ejBsMjdkZk0rUDlkMXA2WTU3RmJI?= =?utf-8?B?VVNYNXYyUEU5U2VUc1ltYUVtYmc0YWNxU29BWVRhNFRkc1dlNXUwMkFkY3BN?= =?utf-8?B?T1BVU2tkUTBEamNaMExndjd4TkpQMFFVWGRrNitGRlJKbTRFVDFpRXdidzZF?= =?utf-8?B?Sk5zSUtCWmlaYjA3blpKM3I1ajBxUE1UYW5weDExUnBEWEtFdWlJdnNTUk5r?= =?utf-8?B?ZHB1TCt4bi90Ky91TmluUHMzVldQUERPMUtIbDZTMmRUWFc1LzRQdGYxdjhs?= =?utf-8?B?djhxTjdoV1crSDZFa1F0RnNNNmppbDhEZ0Z6VmRTdnlVOTRtWE56UEhPUUl5?= =?utf-8?B?TWt0cFJiR3J6bGdGZHljMVFOZi82QlJIRmJ5a0NON1dzMHlyYVRMR3l0eXJK?= =?utf-8?B?bU1KMERweUZTbi9DNnZKM1A4OXhSWXk1RWNFNnlRUXJvUVZ4TkVWQ3FCVWl1?= =?utf-8?B?Q215dTZxR3dod1BQMGNrQVJEWWs3SThId1kwWitHVDhzYUVSTHpoeGFCMjdB?= =?utf-8?B?QjR5WVJ1T3YvV0ZsRE9Wd1FPc3FqQndELy9RNVhRNzRGRVVMZlQ3L2daNnJH?= =?utf-8?B?d1VqZEN0c0VXVllNUEN5NkNmVjlFMlpuTjJ5blFHTDJEMWd4QnZzdVRuelNC?= =?utf-8?B?Smtac1hzbDRVSkVBWnpNcFI0b1lGTm1YQmpZNFQrR3VuRGVCZVAwbEJXdDhl?= =?utf-8?B?aGlwWHhKSTFTOFdLOWhEa2JxZFBkWDc5ekd5ZjVqYzNpRExEUktXenN4NUxv?= =?utf-8?B?NDRTVHVEM0N6ZE4xcnVRcUY5bVNHcUVMNk1lbVpwekVZUVhpQzducGFDdGxD?= =?utf-8?B?UDBkTkNjZmk3anZiZHd4WW1LRE1EYWFtaVVUVjlpMzl2a1U2cGxYejBEY3ZG?= =?utf-8?B?b2lIN1hjSFJUeGhObnowRGE4OUpQY00xVmc2SDFJVC8vUlpQeVRobWFhRVFs?= =?utf-8?Q?ktPBhh?= X-Forefront-Antispam-Report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:DB9PR04MB8461.eurprd04.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230040)(1800799024)(7416014)(19092799006)(52116014)(376014)(366016)(38350700014);DIR:OUT;SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: =?utf-8?B?MVRnZ1NqUnlkbkhsMVdDNXdYbUtyVHFXSENKRUVWaXN6WTR5ZUs2T0h1M0NF?= =?utf-8?B?ZzBraUhoZTQ0RW5lcWFSYnB2Rm5hWmlEY0VxbW1paS9xTG1JK3hwTkg5QURy?= =?utf-8?B?ZHhKV3VyZHJXRTVIUGVSUDN4c0V3SUlYNmNxVElsUVd1K3VmRm1MTWFXZGpO?= =?utf-8?B?NGN4M0wwM0VRRWVJdnlNT0FmNjBkTTAzNGZ6dzN0bFNmdlhZQkdueng2b3RT?= =?utf-8?B?eHFSNUg4UGlqM2lNTmNOUEswaWZGejZtOWc3VVF6bEovQzAvL0VPWDRYU1JH?= =?utf-8?B?QXE1c1RSNm0vVlhGU1hHOERUbkUzL2g2Si95NlJMaHhibkk3SlZvMWZnUXAx?= =?utf-8?B?b2s1Sk5YcXFuMy94WDNtd1ZPZ3hRQVptTGlPU1VEQUY0S0M0T1Jia0dtTzhy?= =?utf-8?B?UTNOeDd0dGJRL2xmbGVnTzQ3VUhEQkx6WjBRMTJlVUx2SC9UMm13RWRMaE1M?= =?utf-8?B?Q3Q0d3RyZ1l5L2l5aU5xY2Mrb2F5ZVpBODhacDNPeTd5eUNoZHFzc2NmeWYx?= =?utf-8?B?RXphYk1Ta3dveWFGdGNFMzZFMCs3UklpbVMrRWFIV3NZRGR0WFJKY1dXUXNt?= =?utf-8?B?YTB5R0NQckErTkpscnJNeENDSXRLQ1Axa3drQTZvU3AwdHhzYWpwRmhmOVpa?= =?utf-8?B?ZW1ORFQwQXh1SG1DdjVCNnNWR2QyVGxFUEpQZkVadHYyb290L2RudnZmNmFL?= =?utf-8?B?NEQyUkwxNVczeG5QUXFUZnhZRlRjQzRmelJaclQ2RGpuNHJpUk15YnZyRXBW?= =?utf-8?B?NWhRbDdOTUJ5dFVPbGRBanBURnVsbDhoODRDTUFRZEtjU1Q4V3d4VDl0UndZ?= =?utf-8?B?SXpiaTBkM05LNFNDTzd5RHdQd2NYemE0b1FYUnNCYjJYaktKK3BuaGFWZ2pu?= =?utf-8?B?cVFicWs1T1B1SkZFZUJ1V3ZSUjFFbHlVazNkckxYaHNQRjF0V1hXT0FWckhE?= =?utf-8?B?by9NK0g5anY2MEtZK2gyVGc0bWFhbEVqYXVyWjRWWDJ2bXhYdVlZZFlWVWlx?= =?utf-8?B?N05RdHF5OHBBRC8wSDgwRDRWNGoxcUgwOWdLQ2JWSWwxaG5tdDViQ2krVmpZ?= =?utf-8?B?SENqVVZxUWsrMFZrcWtqZDVUL0I4QTlqZTltOTIrR3J5bk9CUjhwL21TaXBn?= =?utf-8?B?aDVlQXJ0Mis3cUE5QWtJU0gvKzdiSjJON1h3Vi9ZOEphTXZvbFJDZEp5WHVy?= =?utf-8?B?LzM3TTZLWW1kNWpiZWpodWo2QmxIVlh2TmJWL3RORWpMWmVPYmo4T3h4ZU5w?= =?utf-8?B?UjN6eEdkMUs3bzdrYXY3Y0pTakg5R1VTclVBNlBGdXFkK25yd1FIQTZJdnFz?= =?utf-8?B?TnFMdi9kZS9hWWVDWmpDcUpUMEIvRlVDWmRMa2pDaVFMVFJWT0xLVUZpZnVh?= =?utf-8?B?cTllUVUrWWdObENzazViQnZORGZoaG9xS0FZS2ZmM3BUaGlKblBaU2lFTzIv?= =?utf-8?B?eDhTQ0hicE1RSklNYlU2cTFlMG5LMHFjUlQ4b0hhS2VQOUYwUXhDQjZjMkhC?= =?utf-8?B?TDNSR3VEVnhXWFBWeXM3Z0IveVJnUGpJMHdUcUJUMkc1MVN0YTVPWWZBSjF1?= =?utf-8?B?SXBmQ2tzbmZ2TEh1bDRid1VSUmUzaGp2a0RRSmdqMG5EbFQ5TWRXQStEQmRk?= =?utf-8?B?RzVFNEZnMUNZZUdsaTBtTUs5d1pVczlLTXF0WE5yYXJCVmNiTHJuNk9SSUZV?= =?utf-8?B?eFE3YTNLS0QrVFNGY3VhcjV3ME1sZ3NDandnZmY3a2VlNVd2K1hwVWRHM2Rj?= =?utf-8?B?dUpzU2VidGJMaEV0aTlPNnlMVjRXaW5jekpMR09pVDJmdCsxMnJyR3d5TlZM?= =?utf-8?B?cEVHRXZxSk5TbUJBT010NzFYWHFGRG1TMUJQeUx2UlNmeE9VKzBieUpCUk0r?= =?utf-8?B?MVZBeVB0eld2dU03dWc5azR4TmFWTnpFNE51cDJhZUpRbEpMMFFJc29SSUJk?= =?utf-8?B?MDZPbFZLR3FkQTR5ci9EcDRkV3dPYkFFMXN3T0o0OGlqVHNQQUR4WktkSE0r?= =?utf-8?B?OUw3MFRocjBEUjlnd3BuMW5WaGVZMHpiUmVtaStmZEc1Z2Myak9nbGhlWnNl?= =?utf-8?B?OTgrZ3dYaGxlZUZFYXNXajlVT01HVW81NmtpSUllaXpFU0tGckQvWXc2YmFj?= =?utf-8?Q?1mmjIn44JPBhMbwB1XkwotiZ5?= X-OriginatorOrg: oss.nxp.com X-MS-Exchange-CrossTenant-Network-Message-Id: 7eddb534-b206-4bf4-2921-08de3d0fe8d6 X-MS-Exchange-CrossTenant-AuthSource: DB9PR04MB8461.eurprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 17 Dec 2025 01:59:27.9839 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635 X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: hGSCYMBChuyI2/Hmoo6oQRiVSZj6/DDtqwGLiURn6k+j8t6OrY4l1b1n70RfiqfG6IovkUoFfckxHVcCv63RLg== X-MS-Exchange-Transport-CrossTenantHeadersStamped: AM9PR04MB8953 From: Peng Fan Add i.MX952 EVK basic device tree, with UART1, SDHC[1,2] supported. Signed-off-by: Peng Fan --- arch/arm64/boot/dts/freescale/Makefile | 2 + arch/arm64/boot/dts/freescale/imx952-evk.dts | 217 +++++++++++++++++++++++= ++++ 2 files changed, 219 insertions(+) diff --git a/arch/arm64/boot/dts/freescale/Makefile b/arch/arm64/boot/dts/f= reescale/Makefile index f30d3fd724d0ce6b38f7bef10e3970ac34f70f4a..05d8ccd89186478ad4310f56a02= 783b51034f839 100644 --- a/arch/arm64/boot/dts/freescale/Makefile +++ b/arch/arm64/boot/dts/freescale/Makefile @@ -414,6 +414,8 @@ dtb-$(CONFIG_ARCH_MXC) +=3D imx95-libra-rdk-fpsc.dtb =20 dtb-$(CONFIG_ARCH_MXC) +=3D imx95-19x19-verdin-evk.dtb =20 +dtb-$(CONFIG_ARCH_MXC) +=3D imx952-evk.dtb + imx8mm-kontron-dl-dtbs :=3D imx8mm-kontron-bl.dtb imx8mm-kontron-dl.dtbo imx8mm-kontron-bl-lte-dtbs :=3D imx8mm-kontron-bl.dtb imx8mm-kontron-bl-l= te.dtbo =20 diff --git a/arch/arm64/boot/dts/freescale/imx952-evk.dts b/arch/arm64/boot= /dts/freescale/imx952-evk.dts new file mode 100644 index 0000000000000000000000000000000000000000..2c753fcbae3c5d545f5d835bd70= 492667061d626 --- /dev/null +++ b/arch/arm64/boot/dts/freescale/imx952-evk.dts @@ -0,0 +1,217 @@ +// SPDX-License-Identifier: (GPL-2.0+ OR MIT) +/* + * Copyright 2025 NXP + */ + +/dts-v1/; + +#include "imx952.dtsi" + +/ { + model =3D "NXP i.MX952 EVK board"; + compatible =3D "fsl,imx952-evk", "fsl,imx952"; + + aliases { + gpio0 =3D &gpio1; + gpio1 =3D &gpio2; + gpio2 =3D &gpio3; + gpio3 =3D &gpio4; + gpio4 =3D &gpio5; + mmc0 =3D &usdhc1; + mmc1 =3D &usdhc2; + serial0 =3D &lpuart1; + }; + + chosen { + stdout-path =3D &lpuart1; + }; + + memory@80000000 { + device_type =3D "memory"; + reg =3D <0x0 0x80000000 0 0x80000000>; + }; + + reserved-memory { + #address-cells =3D <2>; + #size-cells =3D <2>; + ranges; + + linux_cma: linux,cma { + compatible =3D "shared-dma-pool"; + alloc-ranges =3D <0 0x80000000 0 0x7f000000>; + size =3D <0 0x3c000000>; + linux,cma-default; + reusable; + }; + }; + + reg_3p3v: regulator-3p3v { + compatible =3D "regulator-fixed"; + regulator-max-microvolt =3D <3300000>; + regulator-min-microvolt =3D <3300000>; + regulator-name =3D "+V3.3_SW"; + }; + + reg_1p8v: regulator-1p8v { + compatible =3D "regulator-fixed"; + regulator-max-microvolt =3D <1800000>; + regulator-min-microvolt =3D <1800000>; + regulator-name =3D "+V1.8_SW"; + }; + + reg_vref_1v8: regulator-adc-vref { + compatible =3D "regulator-fixed"; + regulator-name =3D "vref_1v8"; + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <1800000>; + }; + + reg_usdhc2_vmmc: regulator-usdhc2 { + compatible =3D "regulator-fixed"; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&pinctrl_reg_usdhc2_vmmc>; + regulator-name =3D "VDD_SD2_3V3"; + regulator-min-microvolt =3D <3300000>; + regulator-max-microvolt =3D <3300000>; + gpio =3D <&gpio3 7 GPIO_ACTIVE_HIGH>; + enable-active-high; + off-on-delay-us =3D <12000>; + }; +}; + +&lpuart1 { + /* console */ + pinctrl-names =3D "default"; + pinctrl-0 =3D <&pinctrl_uart1>; + status =3D "okay"; +}; + +&usdhc1 { + pinctrl-names =3D "default", "state_100mhz", "state_200mhz", "sleep"; + pinctrl-0 =3D <&pinctrl_usdhc1>; + pinctrl-1 =3D <&pinctrl_usdhc1_100mhz>; + pinctrl-2 =3D <&pinctrl_usdhc1_200mhz>; + pinctrl-3 =3D <&pinctrl_usdhc1>; + bus-width =3D <8>; + non-removable; + no-sdio; + no-sd; + status =3D "okay"; +}; + +&usdhc2 { + pinctrl-names =3D "default", "state_100mhz", "state_200mhz", "sleep"; + pinctrl-0 =3D <&pinctrl_usdhc2>, <&pinctrl_usdhc2_gpio>; + pinctrl-1 =3D <&pinctrl_usdhc2_100mhz>, <&pinctrl_usdhc2_gpio>; + pinctrl-2 =3D <&pinctrl_usdhc2_200mhz>, <&pinctrl_usdhc2_gpio>; + pinctrl-3 =3D <&pinctrl_usdhc2>, <&pinctrl_usdhc2_gpio>; + cd-gpios =3D <&gpio3 0 GPIO_ACTIVE_LOW>; + vmmc-supply =3D <®_usdhc2_vmmc>; + bus-width =3D <4>; + status =3D "okay"; +}; + +&scmi_iomuxc { + pinctrl_reg_usdhc2_vmmc: regusdhc2vmmcgrp { + fsl,pins =3D < + IMX952_PAD_SD2_RESET_B__WAKEUPMIX_TOP_GPIO3_IO_7 0x31e + >; + }; + + pinctrl_uart1: uart1grp { + fsl,pins =3D < + IMX952_PAD_UART1_RXD__AONMIX_TOP_LPUART1_RX 0x31e + IMX952_PAD_UART1_TXD__AONMIX_TOP_LPUART1_TX 0x31e + >; + }; + + pinctrl_usdhc1: usdhc1grp { + fsl,pins =3D < + IMX952_PAD_SD1_CLK__WAKEUPMIX_TOP_USDHC1_CLK 0x158e + IMX952_PAD_SD1_CMD__WAKEUPMIX_TOP_USDHC1_CMD 0x138e + IMX952_PAD_SD1_DATA0__WAKEUPMIX_TOP_USDHC1_DATA0 0x138e + IMX952_PAD_SD1_DATA1__WAKEUPMIX_TOP_USDHC1_DATA1 0x138e + IMX952_PAD_SD1_DATA2__WAKEUPMIX_TOP_USDHC1_DATA2 0x138e + IMX952_PAD_SD1_DATA3__WAKEUPMIX_TOP_USDHC1_DATA3 0x138e + IMX952_PAD_SD1_DATA4__WAKEUPMIX_TOP_USDHC1_DATA4 0x138e + IMX952_PAD_SD1_DATA5__WAKEUPMIX_TOP_USDHC1_DATA5 0x138e + IMX952_PAD_SD1_DATA6__WAKEUPMIX_TOP_USDHC1_DATA6 0x138e + IMX952_PAD_SD1_DATA7__WAKEUPMIX_TOP_USDHC1_DATA7 0x138e + IMX952_PAD_SD1_STROBE__WAKEUPMIX_TOP_USDHC1_STROBE 0x158e + >; + }; + + pinctrl_usdhc1_100mhz: usdhc1-100mhzgrp { + fsl,pins =3D < + IMX952_PAD_SD1_CLK__WAKEUPMIX_TOP_USDHC1_CLK 0x158e + IMX952_PAD_SD1_CMD__WAKEUPMIX_TOP_USDHC1_CMD 0x138e + IMX952_PAD_SD1_DATA0__WAKEUPMIX_TOP_USDHC1_DATA0 0x138e + IMX952_PAD_SD1_DATA1__WAKEUPMIX_TOP_USDHC1_DATA1 0x138e + IMX952_PAD_SD1_DATA2__WAKEUPMIX_TOP_USDHC1_DATA2 0x138e + IMX952_PAD_SD1_DATA3__WAKEUPMIX_TOP_USDHC1_DATA3 0x138e + IMX952_PAD_SD1_DATA4__WAKEUPMIX_TOP_USDHC1_DATA4 0x138e + IMX952_PAD_SD1_DATA5__WAKEUPMIX_TOP_USDHC1_DATA5 0x138e + IMX952_PAD_SD1_DATA6__WAKEUPMIX_TOP_USDHC1_DATA6 0x138e + IMX952_PAD_SD1_DATA7__WAKEUPMIX_TOP_USDHC1_DATA7 0x138e + IMX952_PAD_SD1_STROBE__WAKEUPMIX_TOP_USDHC1_STROBE 0x158e + >; + }; + + pinctrl_usdhc1_200mhz: usdhc1-200mhzgrp { + fsl,pins =3D < + IMX952_PAD_SD1_CLK__WAKEUPMIX_TOP_USDHC1_CLK 0x15fe + IMX952_PAD_SD1_CMD__WAKEUPMIX_TOP_USDHC1_CMD 0x13fe + IMX952_PAD_SD1_DATA0__WAKEUPMIX_TOP_USDHC1_DATA0 0x13fe + IMX952_PAD_SD1_DATA1__WAKEUPMIX_TOP_USDHC1_DATA1 0x13fe + IMX952_PAD_SD1_DATA2__WAKEUPMIX_TOP_USDHC1_DATA2 0x13fe + IMX952_PAD_SD1_DATA3__WAKEUPMIX_TOP_USDHC1_DATA3 0x13fe + IMX952_PAD_SD1_DATA4__WAKEUPMIX_TOP_USDHC1_DATA4 0x13fe + IMX952_PAD_SD1_DATA5__WAKEUPMIX_TOP_USDHC1_DATA5 0x13fe + IMX952_PAD_SD1_DATA6__WAKEUPMIX_TOP_USDHC1_DATA6 0x13fe + IMX952_PAD_SD1_DATA7__WAKEUPMIX_TOP_USDHC1_DATA7 0x13fe + IMX952_PAD_SD1_STROBE__WAKEUPMIX_TOP_USDHC1_STROBE 0x15fe + >; + }; + + pinctrl_usdhc2: usdhc2grp { + fsl,pins =3D < + IMX952_PAD_SD2_CLK__WAKEUPMIX_TOP_USDHC2_CLK 0x158e + IMX952_PAD_SD2_CMD__WAKEUPMIX_TOP_USDHC2_CMD 0x138e + IMX952_PAD_SD2_DATA0__WAKEUPMIX_TOP_USDHC2_DATA0 0x138e + IMX952_PAD_SD2_DATA1__WAKEUPMIX_TOP_USDHC2_DATA1 0x138e + IMX952_PAD_SD2_DATA2__WAKEUPMIX_TOP_USDHC2_DATA2 0x138e + IMX952_PAD_SD2_DATA3__WAKEUPMIX_TOP_USDHC2_DATA3 0x138e + IMX952_PAD_SD2_VSELECT__WAKEUPMIX_TOP_USDHC2_VSELECT 0x51e + >; + }; + + pinctrl_usdhc2_100mhz: usdhc2-100mhzgrp { + fsl,pins =3D < + IMX952_PAD_SD2_CLK__WAKEUPMIX_TOP_USDHC2_CLK 0x158e + IMX952_PAD_SD2_CMD__WAKEUPMIX_TOP_USDHC2_CMD 0x138e + IMX952_PAD_SD2_DATA0__WAKEUPMIX_TOP_USDHC2_DATA0 0x138e + IMX952_PAD_SD2_DATA1__WAKEUPMIX_TOP_USDHC2_DATA1 0x138e + IMX952_PAD_SD2_DATA2__WAKEUPMIX_TOP_USDHC2_DATA2 0x138e + IMX952_PAD_SD2_DATA3__WAKEUPMIX_TOP_USDHC2_DATA3 0x138e + IMX952_PAD_SD2_VSELECT__WAKEUPMIX_TOP_USDHC2_VSELECT 0x51e + >; + }; + + pinctrl_usdhc2_200mhz: usdhc2-200mhzgrp { + fsl,pins =3D < + IMX952_PAD_SD2_CLK__WAKEUPMIX_TOP_USDHC2_CLK 0x158e + IMX952_PAD_SD2_CMD__WAKEUPMIX_TOP_USDHC2_CMD 0x138e + IMX952_PAD_SD2_DATA0__WAKEUPMIX_TOP_USDHC2_DATA0 0x138e + IMX952_PAD_SD2_DATA1__WAKEUPMIX_TOP_USDHC2_DATA1 0x138e + IMX952_PAD_SD2_DATA2__WAKEUPMIX_TOP_USDHC2_DATA2 0x138e + IMX952_PAD_SD2_DATA3__WAKEUPMIX_TOP_USDHC2_DATA3 0x138e + IMX952_PAD_SD2_VSELECT__WAKEUPMIX_TOP_USDHC2_VSELECT 0x51e + >; + }; + + pinctrl_usdhc2_gpio: usdhc2gpiogrp { + fsl,pins =3D < + IMX952_PAD_SD2_CD_B__WAKEUPMIX_TOP_GPIO3_IO_0 0x31e + >; + }; +}; --=20 2.37.1