From nobody Fri Dec 19 07:19:01 2025 Received: from GVXPR05CU001.outbound.protection.outlook.com (mail-swedencentralazon11013029.outbound.protection.outlook.com [52.101.83.29]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id B77102D6409; Wed, 17 Dec 2025 06:10:43 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=fail smtp.client-ip=52.101.83.29 ARC-Seal: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1765951847; cv=fail; b=gMNG6aL19QcOu5uiEAILqytxyfQptoCdZaca2hvjSIgEHhJT2YU1k+gP7wGz/3nf/jULt6O0XuhWe4LoYPVo1Qt8rSCxf0ZrzqkxKOA4FL7G6RKwPeqEXvkrCmt87tSryLrEdOqBFEtI+nAyqN7/f43z39qvGE2WVBJ7WYTF8Ks= ARC-Message-Signature: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1765951847; c=relaxed/simple; bh=SCHRKPqGtnM4du4KQw+dM5lvg3ZbmBFxaBUcYSBjaBU=; h=From:Date:Subject:Content-Type:Message-Id:References:In-Reply-To: To:Cc:MIME-Version; b=C5u0e4UdYPZAFmp/cmsBLiNCCyJvtNkigULdfWjZeQZWk+KoOcgsk6ekgKNC9Y4F8qOCuRKovxfPUQ7ClQz0E8423lByNHSN6JndfWjxPFNeW1KD8iLHXhS394m7sar6ZyqvT7Bp5N45on2AcuNXlb6KH4w9GXjDUH2OghA28iQ= ARC-Authentication-Results: i=2; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=oss.nxp.com; spf=pass smtp.mailfrom=oss.nxp.com; dkim=pass (2048-bit key) header.d=NXP1.onmicrosoft.com header.i=@NXP1.onmicrosoft.com header.b=q+JjC8Ww; arc=fail smtp.client-ip=52.101.83.29 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=oss.nxp.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.nxp.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=NXP1.onmicrosoft.com header.i=@NXP1.onmicrosoft.com header.b="q+JjC8Ww" ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=HUqZT1umRGyWkmoUdr56XVuSmmFMFS6Aa9OiLr4yptW/kjBASgQbtvhhizBebgkQYy3Z+IQgN+O/uEUqHMwp93LfTzBVArg0gay8aw1Ci5AqhzPBG5bBhtcHbotPt2j35C4OAvEndVK47diqZoVQ7Mvb3cAYCrZ90F0FFLSnmY99moZvJ73WJaFulQXo8LuLcL9dkOFF6ihvFwV3cXbIDbxzHKzjv0NyRxB+oiVxOy31HikxsdAllXmhLDxhcNipvu6djHBC2xNf4Qcw5p+qdUFaDQILBBjQPTAh35zVGz/2binwpmoXiToGmyH5fcUonIgCOjvZhL82UN4ubm+nsQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=mvCM4ZQGj97gzJ/xox0etKlryTiwXe8ocFUgupzfshI=; b=Sp3lICyo0RcpHXffhKPy9GzItxjjYXpRMgf40a8zQKtg3pJOEJ9IGjdq97GjvcEOLpc7v13f0xfdn9knMZBfTKqepGWqcg9sW4OoD4TqACpSKNKKaMTbya5U14VwAs0DqKMDIw/6ZE+Rrj1L5g+QvpvbKOwFUD0jRx82KrexgwlcH+HFXRQ8iTm3t38G6ZG39mZKVBHYWyDanrn+AFrLqPzdd+gglgOw2JvkLrenw3Styrhsth0g0Pcs9U//4iCOniGHnIBNzvI6iyvFwuFdYl1xCehg/PYWqLFeJQymmQfoIc15eAeagwA/JtAllaSuBM54q8gmjxfk0I1KOKb01Q== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=oss.nxp.com; dmarc=pass action=none header.from=oss.nxp.com; dkim=pass header.d=oss.nxp.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=NXP1.onmicrosoft.com; s=selector1-NXP1-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=mvCM4ZQGj97gzJ/xox0etKlryTiwXe8ocFUgupzfshI=; b=q+JjC8WwMgc2uXk2KsxJcpBnW1tQ8+aWbGAYtDleiPPDP83TZgXNeBS5YyLIDKWtT/vzMlbFKlOqzUkfeUWtzPOKHmziYK4FXu0wI7VLGPArI+1+EdGx4Lo64TFjt5uRHxpMj89xN1RdVfukFDTqzXNdGrt41iQZdv8BJqpJDJD9sA4xxUTELs+aQt4dI4uOTvHcXyXOogWwCJRBQMcFPqHbr5pqsxe4r0lvQJKNIa1tdeq0r5i7+qCLmHeBW/bh6vJgxVN8fjSK+Tmx/uh/i6A9g23kxlpgGvJO0AuOPhj3BSYyyhaxCifrMzkueMGlnGCKcmoZCHuDP4T5nnMjWw== Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=oss.nxp.com; Received: from AS8PR04MB9080.eurprd04.prod.outlook.com (2603:10a6:20b:447::16) by PAXPR04MB9187.eurprd04.prod.outlook.com (2603:10a6:102:221::16) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9434.7; Wed, 17 Dec 2025 06:10:41 +0000 Received: from AS8PR04MB9080.eurprd04.prod.outlook.com ([fe80::92c2:2e03:bf99:68eb]) by AS8PR04MB9080.eurprd04.prod.outlook.com ([fe80::92c2:2e03:bf99:68eb%6]) with mapi id 15.20.9412.011; Wed, 17 Dec 2025 06:10:41 +0000 From: Guoniu Zhou Date: Wed, 17 Dec 2025 14:11:26 +0800 Subject: [PATCH v2 2/2] media: nxp: Add i.MX9 CSI pixel formatter v4l2 driver Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20251217-csi_formatter-v2-2-62168af80210@nxp.com> References: <20251217-csi_formatter-v2-0-62168af80210@nxp.com> In-Reply-To: <20251217-csi_formatter-v2-0-62168af80210@nxp.com> To: Mauro Carvalho Chehab , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Shawn Guo , Sascha Hauer , Pengutronix Kernel Team , Fabio Estevam , Laurent Pinchart , Frank Li Cc: imx@lists.linux.dev, linux-media@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, Guoniu Zhou X-Mailer: b4 0.14.2 X-Developer-Signature: v=1; a=ed25519-sha256; t=1765951909; l=28387; i=guoniu.zhou@nxp.com; s=20250815; h=from:subject:message-id; bh=waQncVfkFt5yuklo5pt1MoVsPYRI3UFAeeEga+efmTQ=; b=GAd9/9tXb4DPmGlGsB9LunrtYctXFU3EHDfaB1jBUDbSAzECBpYIdxq7Npt8xxzEIaLaBqoqf zZB6jnvmnMVC2TjcOIxs/Byz30E+o3BcItlqjWnvINopuTTcJIHqHYx X-Developer-Key: i=guoniu.zhou@nxp.com; a=ed25519; pk=MM+/XICg5S78/gs+f9wtGP6yIvkyjTdZwfaxXeu5rlo= X-ClientProxiedBy: SI2PR04CA0012.apcprd04.prod.outlook.com (2603:1096:4:197::14) To AS8PR04MB9080.eurprd04.prod.outlook.com (2603:10a6:20b:447::16) Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-MS-Exchange-MessageSentRepresentingType: 1 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: AS8PR04MB9080:EE_|PAXPR04MB9187:EE_ X-MS-Office365-Filtering-Correlation-Id: 826a8618-48b2-4542-af63-08de3d33017c X-MS-Exchange-SharedMailbox-RoutingAgent-Processed: True X-LD-Processed: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635,ExtAddr X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0;ARA:13230040|366016|19092799006|52116014|7416014|376014|1800799024|38350700014|921020; X-Microsoft-Antispam-Message-Info: =?utf-8?B?L1BVMlRva2hDRWhtUW8vczBZSFdPYVUya3h5VWd2MkhBMUpzVVZYT2V2T1Q0?= =?utf-8?B?RWl6dEV3Q3M5akZPNWZJZHkxV3BKbDV5WnBKRmdVY2J1S2hoNDRjMXFIYnJp?= =?utf-8?B?ZUwvc1pKNE9SM3NyVHF2Zk9HNFFHNjVQaTNWOTZXT0hLWGtMNU8zeG9GUGVx?= =?utf-8?B?OGJUbVpZSDFxWEVpRWVvanowVFM0eFdoTndjNnhRZnY5bS9ubCtqaURjWWQ3?= =?utf-8?B?MEw0TEo5TUNkVkowcDJsL0hYYnJWRHdPYm5nam5hKzkxdGkvWnpFcXFKc2NT?= =?utf-8?B?NFRtUFB3cVZvUzZLQzVOVjZCUTEvTGszNEJQY0FXY01udzFkTEd5dDhIaDdX?= =?utf-8?B?cVJ3U3FkeitLYm9rbWRPUDRmaTdkZ0lEMnJWZVdSdFlBdVMrMzI5ak1xS3ls?= =?utf-8?B?TGlNRVJUcGVrU29xSVdENEo5Sm1xZ1Z6OTY1d29pdVlMWmxjQTVkZlBJcXEr?= =?utf-8?B?VDhFYnkvcDlOVjZON1JMS0NQWlZJNWIwc0dsWkhNMHcrZmdXQ3ptRzJXY3R0?= =?utf-8?B?QlRTaEMzT2VMSEk2ZHBQR2gxWmxCZ2RvT3AyMVRSM2FHc2dhRmNYdHdhQlUz?= =?utf-8?B?MFVIVlNiRmlYclRUcUVqOEhPaWczakFGcENsMG8rdU1sN2NRUGR2Mm90S0h5?= =?utf-8?B?eE9MelAwTE5jdFVKS3JPeEttaVRhaVQ2c1NlS2o0ck9xVG9YQzJPS0JMQ2Mv?= =?utf-8?B?THl2YTFhcytKM0FkSDdjbkw5bkpUUnNROEtJeEtraDZNRXdUZlkranA4RlVQ?= =?utf-8?B?TDJJSDk1M0NVcngrMzg3VVNsaWg4b0J1VkNpRHQ4Nk1wc1FGaUxZNXJMV0Y2?= =?utf-8?B?K0RUaGdQWGp4cUk3KzZqM0liZDA2cWwrNzdMa2p2dElCNWh1UkY0R2RtUXFZ?= =?utf-8?B?ejdVTmIwVWVNL3BCWU54cFpTSDBES3pEN2VObDQ3NTE3ejFOSlBJZE0rQVFq?= =?utf-8?B?UXVOWGdZOVYyT1daSFBxK0U0dzBRUWtCcDJmczVPa0c0MitLZlpzaEhNTm1E?= =?utf-8?B?LzEza3Facmc5UE5IMmtTaFRvT3J1d3RoM3J1MHRLazMrRzgreTFyZ280S2RJ?= =?utf-8?B?ZnpsekVjSXJLN1hkTHdqaENPQjNjQ2hDSTJ5YVQwUmN5eVV1ejZzcWdUblBB?= =?utf-8?B?MzFzc0JxWk04OHNKZVIvME9pWjh5ejFGRUpKdTBPSkcvMzFWY1BZeFVzeVFa?= =?utf-8?B?bjFOcEhVd3QrQXp3OFVFdHJWVjFEaFQ4WXBwMUpENml3dHpaRXF0WGxqMTJS?= =?utf-8?B?RUIrTzB5VFhFUHlnVHR3amRSYmNnK3dZa0hYVWs4NlMrUld4MW9HMkxYQWpJ?= =?utf-8?B?UGFhYmVlMGFMd2pZNWduOFRDNnR3WHV5MWZyZFp4TFU4NDVsTUFiR3hUTUhX?= =?utf-8?B?MFRnUnZ2K0tTZHJFMmNBb3VLdGhCSi8wWWMrUFVSMjZsejFnbXdlV2gyNjBJ?= =?utf-8?B?S09XYUhwQy9QMDRUazQxRlpqbzlwbmkrSXFRNU1CakdKZUdSSStscTFJaUhT?= =?utf-8?B?T3lWblBLUStLMGlzL2o2a0wrUWpyNGdtVkc1R3M1MkFPd0FsNE9ValNaQWhT?= =?utf-8?B?U1p3cXhwT2FJcmEyb1pjb2pud2VzQUpuYmIwZWwrb2lQZ0NmM2JSSHVoWjIv?= =?utf-8?B?b1FJTW9mTnhZaDU1Z1l2R2RCbkkzVFVCQnc4REJ4TENJekl2ekQ1YzQyZVdo?= =?utf-8?B?MmNPcUNnUFNwZ2JYOHg1MVdLUjFucXZsN3JETzNpdmY2Wmp6NVZtSGJkbnlN?= =?utf-8?B?QXErNmRoZUZxZHIwTlpWb2w3VEZzUFVtVWpkSDE3cWV3ODd0RHVoblA2UHZj?= =?utf-8?B?S0lHU3RpMWwwa0dSMktBNmVZekY3T2VzYWs3WnlHVDRkajJER09pdUVsZ2xB?= =?utf-8?B?VDVRdnkyM3BVcU5VT0YvOU92NGtYVTZxd2VPN2tiT2tNZU56QkFxaStsUzFh?= =?utf-8?B?MllETmtlL3FKc0hhdmYzRVdPTHdrRHdNdmxuNHJZdGRjMXZSU0cwZkg5bDUw?= =?utf-8?B?dFk3cW1TbklLTEQwcHMyN3pKUFl5Z3dlRXlTT2g2SnVTZkI0YXNQQ3VTMU94?= =?utf-8?B?RkdCYWtKN2pNYWxmSWlUQ1ljb0RacXo4NjJoZz09?= X-Forefront-Antispam-Report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:AS8PR04MB9080.eurprd04.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230040)(366016)(19092799006)(52116014)(7416014)(376014)(1800799024)(38350700014)(921020);DIR:OUT;SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: =?utf-8?B?a2E0QVovL0Z5WGlNQlpoYkFBMTVYNFp1TERPMDdva1dHcWwyRHR3K0libTF2?= =?utf-8?B?VDBqSGJUMUtaaFZUd3JBa2F5aVhlNy9JTmNLYlloUEIwZm1MSnFDeThiWVBw?= =?utf-8?B?V01CV3kvYXZ5UlJIWHFNS1diNWtJcjJ0cVN2dlQ1RWtNUHNtclFIcjkzNDJh?= =?utf-8?B?NTN1QUQ4NklNU3c3MUVjUGc0alZrK3k2RW8za3pkb0owUUpnRTZSNjJDbEx2?= =?utf-8?B?cVlucXZlMHRYVTFxRkJqUmkwMW50eXRpbnpVNENSR2dyd2QyMFU0bzVDVDZR?= =?utf-8?B?cmhFRlcxREEzL01DeTgyUVVCdis1M1phcklNRGlrZStjWExzU0xsd0tpc1p1?= =?utf-8?B?MXNweHFweWQ1ZGNCOFlWQk9FZUpNc3grKzVaWUo2aEtCakRyYmxoVkxYeHRt?= =?utf-8?B?ZlpPdmxlQzNOVmdEcWdLYUhoNU81aU1IZ0haQVcwb29penNNMy9vbG93SDdZ?= =?utf-8?B?alBrOUw4bVUySjUwMVA0TWtvNytHWDI3SzJCM29lZnhRZWp6RDluNUVzM2ls?= =?utf-8?B?Q2Vaa0grY2lQUmx4RlNCU3RhbGZQOFBUNFZmNkZDa3Biak5ERHkzd3N3REZ3?= =?utf-8?B?NDFDZTJyQVhGRnNpaTVLTlgzTzUrOHlyK2RyMzZhaXpkdDUyaWd5UEJJK0M4?= =?utf-8?B?K2RmNERLdm5NQXBHVEJiM0Nta08waXAybXNQb1lGMCtBd1VOazhjT0pFM3BY?= =?utf-8?B?Njc0RHEwZnVvelpFS3FUWHZtNEtReExCUVZqV1dJKzBXYUM5cmd5NUQ5SkMx?= =?utf-8?B?K0J3UEszZW1Qc0V5TkpUS2xJVEtWRE1hYTBjSXZ2N3NJUlNya290bVQwL2tN?= =?utf-8?B?ZTdkS3NvWUdrWHNLV1RXb2V4Tk9ld0tYbW9WVnJhcHlNTE1QeXQ2MkhZZVFJ?= =?utf-8?B?VSs4VStQc3JjSlUzUzhiajVPMmpuL2ZLbGQxVkQzSnBTaUcwSUpNeUhGdmh4?= =?utf-8?B?YktobjVvb0N1VFRXRTQ1bVJPNVNvRnlvRjdqSk56K3JCTG1PbjdHdFZnbGtW?= =?utf-8?B?OHdmQ3I0M0xXbWJUaTZURXJlUDZOWmFCb3d4eFJLcHVlcFZmaG9ZTE1kczBZ?= =?utf-8?B?Q3NmMDZGZW55N24xUmsxM3V0SEhWUmVYaGFQTGZjR25yWlZMVDRzSFhlT2tH?= =?utf-8?B?dGsxWkVPL0Rkb21LUjAyVkt4WTlZNUJlMTR6dlcrODkxOXM2TWpKZHlvZkVL?= =?utf-8?B?RUd0V0ttME0xb2tQaC85TXBBRkMyeFJURDVndTkzbWlWZlNaWENZU251bUpY?= =?utf-8?B?eW93dHN1blRETno0bDlSZWJKTUx1TE02QndScENwc1F2blNXSHpaQkkxNnQz?= =?utf-8?B?cUNOMCtISlVKSjJONWFSZW1VRFFOUGlQNytIL2lzeW5ZWjBMcDhzS1ZGQy8y?= =?utf-8?B?WnNWOWdZREM4MkJ5WUo3SStvTGI4bkJYa1M1Z3RkWkdaUnAwMVRSK3dxVWFT?= =?utf-8?B?WWE5VGV3UnpqTEN6TmJ5WDhSRTVMWm9rcmZSclNUWS81N05mTEdsMnhta25z?= =?utf-8?B?SThGUno0L21Fd3RtV1d1SW5TMHh4VWlOUEN4a3lRbVl0MzkxQUp6bU1RL3Fa?= =?utf-8?B?Qjk4SUZTc0lWMEtISDVlNDlrNTlaMHFoS0YvNkY5VDFtRVAxSkNMaUJmOGV1?= =?utf-8?B?SUU5Y0o3MW9tRnorQWV5WGJZN3IvM3hycE5zSE4vOENQNHB2bjlwNGpUSUpE?= =?utf-8?B?VzFGaHJJV0tubzNsTmkxL25BTFNVRmkzWFVjeEJjSFNSeDRKK01WNCtlZExq?= =?utf-8?B?VS8rLzk5b2FnNlQ5azJFU0VQRmR5NSs2eWJFQjdESFdlbnhrK053V014Um5I?= =?utf-8?B?QVVRN2hCVXl1cnJoM2RHSkdGQlBndWRTQ1pvc1pTRCs2eXFlb0Q1WTVLL2FG?= =?utf-8?B?OEVXVnI0SmNLdzBNVWpNK2FsWC9HMURpZnJEZHpIYzVxNE9IQXNLVWFGMGo2?= =?utf-8?B?VXRmdS81QVlaNmhKbmo0QjRMUWVUTXV1R1ArNFpCSlhJQjZuVnJ6N1dlR3h1?= =?utf-8?B?SCtKaWtlWEpWMXRtSU5TU3RKK3Zzc005UlpEUW5vMW1sdVFnbXFNTm5xOUJh?= =?utf-8?B?cW1RZ29DdjZLcWNPVXNRM0JOcUwwQSsxYVNGMFFLZ2dXWUlpL1FHby9HWVND?= =?utf-8?Q?m3qLIyZH3IPyj6HlpYGnVcgQs?= X-OriginatorOrg: oss.nxp.com X-MS-Exchange-CrossTenant-Network-Message-Id: 826a8618-48b2-4542-af63-08de3d33017c X-MS-Exchange-CrossTenant-AuthSource: AS8PR04MB9080.eurprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 17 Dec 2025 06:10:41.3260 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635 X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: jFAOb4pYm1qAEghe7Rm9de43N+pSzxZohkP+/CAV4k2rH174Ng3OacJ31lrbfwctWt6vHsz5Scf/cz/k3wKzmw== X-MS-Exchange-Transport-CrossTenantHeadersStamped: PAXPR04MB9187 From: Guoniu Zhou The CSI pixel formatter is a module found on i.MX95 used to reformat packet info, pixel and non-pixel data from CSI-2 host controller to match Pixel Link(PL) definition. Add data formatting support. Signed-off-by: Guoniu Zhou --- MAINTAINERS | 8 + drivers/media/platform/nxp/Kconfig | 14 + drivers/media/platform/nxp/Makefile | 1 + drivers/media/platform/nxp/imx9-csi-formatter.c | 881 ++++++++++++++++++++= ++++ 4 files changed, 904 insertions(+) diff --git a/MAINTAINERS b/MAINTAINERS index 4205ca007e076f869613032b51e8cc5bff06b98e..24681a787818c3e69f93dcc220e= e9838cef99886 100644 --- a/MAINTAINERS +++ b/MAINTAINERS @@ -18626,6 +18626,14 @@ S: Maintained F: Documentation/devicetree/bindings/media/nxp,imx8-jpeg.yaml F: drivers/media/platform/nxp/imx-jpeg =20 +NXP i.MX 9 CSI PIXEL FORMATTER V4L2 DRIVER +M: Guoniu Zhou +L: imx@lists.linux.dev +L: linux-media@vger.kernel.org +S: Maintained +F: Documentation/devicetree/bindings/media/nxp,imx9-csi-formatter.yaml +F: drivers/media/platform/nxp/imx9-csi-formatter.c + NXP i.MX CLOCK DRIVERS M: Abel Vesa R: Peng Fan diff --git a/drivers/media/platform/nxp/Kconfig b/drivers/media/platform/nx= p/Kconfig index 40e3436669e213fdc5da70821dc0b420e1821f4f..a7bb62a2b0249659ffdfeac50fa= 488aee9590a87 100644 --- a/drivers/media/platform/nxp/Kconfig +++ b/drivers/media/platform/nxp/Kconfig @@ -28,6 +28,20 @@ config VIDEO_IMX8MQ_MIPI_CSI2 Video4Linux2 driver for the MIPI CSI-2 receiver found on the i.MX8MQ SoC. =20 +config VIDEO_IMX9_CSI_FORMATTER + tristate "NXP i.MX9 CSI Pixel Formatter driver" + depends on ARCH_MXC || COMPILE_TEST + depends on VIDEO_DEV + select MEDIA_CONTROLLER + select V4L2_FWNODE + select VIDEO_V4L2_SUBDEV_API + help + This driver provides support for the CSI Pixel Formatter found on + i.MX9 series SoC. This module unpacks the pixels received by the + formatter and reformats them to meet the pixel link format requirement. + + Say Y here to enable CSI Pixel Formater module for i.MX9 SoC. + config VIDEO_IMX_MIPI_CSIS tristate "NXP MIPI CSI-2 CSIS receiver found on i.MX7 and i.MX8 models" depends on ARCH_MXC || COMPILE_TEST diff --git a/drivers/media/platform/nxp/Makefile b/drivers/media/platform/n= xp/Makefile index 4d90eb71365259ebdda84ea58483e1c4131d3ac7..39ba5660ba923141e7637b01b5b= 34a021dad7bb3 100644 --- a/drivers/media/platform/nxp/Makefile +++ b/drivers/media/platform/nxp/Makefile @@ -6,6 +6,7 @@ obj-y +=3D imx8-isi/ =20 obj-$(CONFIG_VIDEO_IMX7_CSI) +=3D imx7-media-csi.o obj-$(CONFIG_VIDEO_IMX8MQ_MIPI_CSI2) +=3D imx8mq-mipi-csi2.o +obj-$(CONFIG_VIDEO_IMX9_CSI_FORMATTER) +=3D imx9-csi-formatter.o obj-$(CONFIG_VIDEO_IMX_MIPI_CSIS) +=3D imx-mipi-csis.o obj-$(CONFIG_VIDEO_IMX_PXP) +=3D imx-pxp.o obj-$(CONFIG_VIDEO_MX2_EMMAPRP) +=3D mx2_emmaprp.o diff --git a/drivers/media/platform/nxp/imx9-csi-formatter.c b/drivers/medi= a/platform/nxp/imx9-csi-formatter.c new file mode 100644 index 0000000000000000000000000000000000000000..62ba929639d2ef0ea1b5134153c= 286d0d511688d --- /dev/null +++ b/drivers/media/platform/nxp/imx9-csi-formatter.c @@ -0,0 +1,881 @@ +// SPDX-License-Identifier: GPL-2.0 +/* + * Copyright 2025 NXP + */ + +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include + +#include +#include +#include +#include +#include +#include + +/* CSI Pixel Formatter registers map */ + +#define CSI_VCx_INTERLACED_LINE_CNT(x) (0x00 + (x) * 0x04) +#define INTERLACED_ODD_LINE_CNT_SET(x) FIELD_PREP(GENMASK(13, 0), (x)) +#define INTERLACED_EVEN_LINE_CNT_SET(x) FIELD_PREP(GENMASK(29, 16), (x)) + +#define CSI_VC_INTERLACED_CTRL 0x20 + +#define CSI_VC_INTERLACED_ERR 0x24 +#define CSI_VC_ERR_MASK GENMASK(7, 0) +#define CSI_VC_ERR(vc) BIT((vc)) + +#define CSI_VC_YUV420_FIRST_LINE_EVEN 0x28 +#define YUV420_FIRST_LINE_EVEN(vc) BIT((vc)) + +#define CSI_RAW32_CTRL 0x30 +#define CSI_VCX_RAW32_MODE(vc) BIT((vc)) +#define CSI_VCX_RAW32_SWAP_MODE(vc) BIT((vc) + 8) + +#define STREAM_FENCING_CTRL 0x34 +#define CSI_VCx_STREAM_FENCING(vc) BIT((vc)) +#define CSI_VCx_STREAM_FENCING_RST(vc) BIT((vc) + 8) + +#define STREAM_FENCING_STS 0x38 +#define STREAM_FENCING_STS_MASK GENMASK(7, 0) + +#define CSI_VCX_NON_PIXEL_DATA_TYPE(vc) (0x40 + (vc) * 0x04) + +#define CSI_VCX_PIXEL_DATA_CTRL(vc) (0x60 + (vc) * 0x04) +#define NEW_VC(x) FIELD_PREP(GENMASK(3, 1), x) +#define REROUTE_VC_ENABLE BIT(0) + +#define CSI_VCx_ROUTE_PIXEL_DATA_TYPE(vc) (0x80 + (vc) * 0x04) + +#define CSI_VCx_NON_PIXEL_DATA_CTRL(vc) (0xa0 + (vc) * 0x04) + +#define CSI_VCx_PIXEL_DATA_TYPE(vc) (0xc0 + (vc) * 0x04) + +#define CSI_VCx_PIXEL_DATA_TYPE_ERR(vc) (0xe0 + (vc) * 0x04) + +#define CSI_FORMATTER_PAD_SINK 0 +#define CSI_FORMATTER_PAD_SOURCE 1 +#define CSI_FORMATTER_PAD_NUM 2 + +#define CSI_FORMATTER_DRV_NAME "csi-pixel-formatter" +#define CSI_FORMATTER_VC_MAX 8 + +struct formatter_pix_format { + u32 code; + u32 data_type; +}; + +struct csi_formatter { + struct device *dev; + struct regmap *regs; + struct clk *clk; + + struct v4l2_subdev sd; + struct v4l2_subdev *csi_sd; + struct v4l2_async_notifier notifier; + struct v4l2_mbus_framefmt format[CSI_FORMATTER_PAD_NUM]; + struct media_pad pads[CSI_FORMATTER_PAD_NUM]; + const struct formatter_pix_format *fmt; + + u16 remote_pad; + u32 reg_offset; + u64 enabled_streams; +}; + +struct dt_index { + u8 dtype; + u8 index; +}; + +static const struct dt_index formatter_dt_to_index_map[] =3D { + { .dtype =3D MIPI_CSI2_DT_YUV420_8B, .index =3D 0 }, + { .dtype =3D MIPI_CSI2_DT_YUV420_8B_LEGACY, .index =3D 2 }, + { .dtype =3D MIPI_CSI2_DT_YUV422_8B, .index =3D 6 }, + { .dtype =3D MIPI_CSI2_DT_RGB444, .index =3D 8 }, + { .dtype =3D MIPI_CSI2_DT_RGB555, .index =3D 9 }, + { .dtype =3D MIPI_CSI2_DT_RGB565, .index =3D 10 }, + { .dtype =3D MIPI_CSI2_DT_RGB666, .index =3D 11 }, + { .dtype =3D MIPI_CSI2_DT_RGB888, .index =3D 12 }, + { .dtype =3D MIPI_CSI2_DT_RAW6, .index =3D 16 }, + { .dtype =3D MIPI_CSI2_DT_RAW7, .index =3D 17 }, + { .dtype =3D MIPI_CSI2_DT_RAW8, .index =3D 18 }, + { .dtype =3D MIPI_CSI2_DT_RAW10, .index =3D 19 }, + { .dtype =3D MIPI_CSI2_DT_RAW12, .index =3D 20 }, + { .dtype =3D MIPI_CSI2_DT_RAW14, .index =3D 21 }, + { .dtype =3D MIPI_CSI2_DT_RAW16, .index =3D 22 }, +}; + +static const struct formatter_pix_format formats[] =3D { + /* YUV formats */ + { + .code =3D MEDIA_BUS_FMT_UYVY8_1X16, + .data_type =3D MIPI_CSI2_DT_YUV422_8B, + }, + /* RGB formats */ + { + .code =3D MEDIA_BUS_FMT_RGB565_1X16, + .data_type =3D MIPI_CSI2_DT_RGB565, + }, { + .code =3D MEDIA_BUS_FMT_RGB888_1X24, + .data_type =3D MIPI_CSI2_DT_RGB888, + }, + /* RAW (Bayer and greyscale) formats. */ + { + .code =3D MEDIA_BUS_FMT_SBGGR8_1X8, + .data_type =3D MIPI_CSI2_DT_RAW8, + }, { + .code =3D MEDIA_BUS_FMT_SGBRG8_1X8, + .data_type =3D MIPI_CSI2_DT_RAW8, + }, { + .code =3D MEDIA_BUS_FMT_SGRBG8_1X8, + .data_type =3D MIPI_CSI2_DT_RAW8, + }, { + .code =3D MEDIA_BUS_FMT_SRGGB8_1X8, + .data_type =3D MIPI_CSI2_DT_RAW8, + }, { + .code =3D MEDIA_BUS_FMT_Y8_1X8, + .data_type =3D MIPI_CSI2_DT_RAW8, + }, { + .code =3D MEDIA_BUS_FMT_SBGGR10_1X10, + .data_type =3D MIPI_CSI2_DT_RAW10, + }, { + .code =3D MEDIA_BUS_FMT_SGBRG10_1X10, + .data_type =3D MIPI_CSI2_DT_RAW10, + }, { + .code =3D MEDIA_BUS_FMT_SGRBG10_1X10, + .data_type =3D MIPI_CSI2_DT_RAW10, + }, { + .code =3D MEDIA_BUS_FMT_SRGGB10_1X10, + .data_type =3D MIPI_CSI2_DT_RAW10, + }, { + .code =3D MEDIA_BUS_FMT_Y10_1X10, + .data_type =3D MIPI_CSI2_DT_RAW10, + }, { + .code =3D MEDIA_BUS_FMT_SBGGR12_1X12, + .data_type =3D MIPI_CSI2_DT_RAW12, + }, { + .code =3D MEDIA_BUS_FMT_SGBRG12_1X12, + .data_type =3D MIPI_CSI2_DT_RAW12, + }, { + .code =3D MEDIA_BUS_FMT_SGRBG12_1X12, + .data_type =3D MIPI_CSI2_DT_RAW12, + }, { + .code =3D MEDIA_BUS_FMT_SRGGB12_1X12, + .data_type =3D MIPI_CSI2_DT_RAW12, + }, { + .code =3D MEDIA_BUS_FMT_Y12_1X12, + .data_type =3D MIPI_CSI2_DT_RAW12, + }, { + .code =3D MEDIA_BUS_FMT_SBGGR14_1X14, + .data_type =3D MIPI_CSI2_DT_RAW14, + }, { + .code =3D MEDIA_BUS_FMT_SGBRG14_1X14, + .data_type =3D MIPI_CSI2_DT_RAW14, + }, { + .code =3D MEDIA_BUS_FMT_SGRBG14_1X14, + .data_type =3D MIPI_CSI2_DT_RAW14, + }, { + .code =3D MEDIA_BUS_FMT_SRGGB14_1X14, + .data_type =3D MIPI_CSI2_DT_RAW14, + }, { + .code =3D MEDIA_BUS_FMT_SBGGR16_1X16, + .data_type =3D MIPI_CSI2_DT_RAW16, + }, { + .code =3D MEDIA_BUS_FMT_SGBRG16_1X16, + .data_type =3D MIPI_CSI2_DT_RAW16, + }, { + .code =3D MEDIA_BUS_FMT_SGRBG16_1X16, + .data_type =3D MIPI_CSI2_DT_RAW16, + }, { + .code =3D MEDIA_BUS_FMT_SRGGB16_1X16, + .data_type =3D MIPI_CSI2_DT_RAW16, + } +}; + +static const struct v4l2_mbus_framefmt formatter_default_fmt =3D { + .code =3D MEDIA_BUS_FMT_UYVY8_1X16, + .width =3D 1920U, + .height =3D 1080U, + .field =3D V4L2_FIELD_NONE, + .colorspace =3D V4L2_COLORSPACE_SMPTE170M, + .xfer_func =3D V4L2_MAP_XFER_FUNC_DEFAULT(V4L2_COLORSPACE_SMPTE170M), + .ycbcr_enc =3D V4L2_MAP_YCBCR_ENC_DEFAULT(V4L2_COLORSPACE_SMPTE170M), + .quantization =3D V4L2_QUANTIZATION_LIM_RANGE, +}; + +static const struct formatter_pix_format *find_csi_format(u32 code) +{ + int i; + + for (i =3D 0; i < ARRAY_SIZE(formats); i++) + if (code =3D=3D formats[i].code) + return &formats[i]; + + return &formats[0]; +} + +/* -----------------------------------------------------------------------= ------ + * V4L2 subdev operations + */ + +static inline struct csi_formatter *sd_to_formatter(struct v4l2_subdev *sd= ev) +{ + return container_of(sdev, struct csi_formatter, sd); +} + +static int __formatter_subdev_set_routing(struct v4l2_subdev *sd, + struct v4l2_subdev_state *state, + struct v4l2_subdev_krouting *routing) +{ + int ret; + + if (routing->num_routes > V4L2_FRAME_DESC_ENTRY_MAX) + return -EINVAL; + + ret =3D v4l2_subdev_routing_validate(sd, routing, + V4L2_SUBDEV_ROUTING_ONLY_1_TO_1); + if (ret) + return ret; + + return v4l2_subdev_set_routing_with_fmt(sd, state, routing, + &formatter_default_fmt); +} + +static int formatter_subdev_init_state(struct v4l2_subdev *sd, + struct v4l2_subdev_state *sd_state) +{ + struct v4l2_subdev_route routes[] =3D { + { + .sink_pad =3D CSI_FORMATTER_PAD_SINK, + .sink_stream =3D 0, + .source_pad =3D CSI_FORMATTER_PAD_SOURCE, + .source_stream =3D 0, + .flags =3D V4L2_SUBDEV_ROUTE_FL_ACTIVE, + }, + }; + + struct v4l2_subdev_krouting routing =3D { + .num_routes =3D ARRAY_SIZE(routes), + .routes =3D routes, + }; + + return __formatter_subdev_set_routing(sd, sd_state, &routing); +} + +static int formatter_subdev_enum_mbus_code(struct v4l2_subdev *sd, + struct v4l2_subdev_state *sd_state, + struct v4l2_subdev_mbus_code_enum *code) +{ + if (code->pad =3D=3D CSI_FORMATTER_PAD_SOURCE) { + struct v4l2_mbus_framefmt *fmt; + + if (code->index > 0) + return -EINVAL; + + fmt =3D v4l2_subdev_state_get_format(sd_state, code->pad, + code->stream); + code->code =3D fmt->code; + return 0; + } + + if (code->index >=3D ARRAY_SIZE(formats)) + return -EINVAL; + + code->code =3D formats[code->index].code; + + return 0; +} + +static int formatter_subdev_set_fmt(struct v4l2_subdev *sd, + struct v4l2_subdev_state *sd_state, + struct v4l2_subdev_format *sdformat) +{ + struct csi_formatter *formatter =3D sd_to_formatter(sd); + struct formatter_pix_format const *format; + struct v4l2_mbus_framefmt *fmt; + + if (sdformat->pad =3D=3D CSI_FORMATTER_PAD_SOURCE) + return v4l2_subdev_get_fmt(sd, sd_state, sdformat); + + /* + * Validate the media bus code and clamp and align the size. + * + * The total number of bits per line must be a multiple of 8. We thus + * need to align the width for formats that are not multiples of 8 + * bits. + */ + format =3D find_csi_format(sdformat->format.code); + + v4l_bound_align_image(&sdformat->format.width, 1, 0xffff, 2, + &sdformat->format.height, 1, 0xffff, 0, 0); + + fmt =3D v4l2_subdev_state_get_format(sd_state, sdformat->pad, + sdformat->stream); + *fmt =3D sdformat->format; + + /* Set default code if user set an invalid value */ + fmt->code =3D format->code; + + /* Propagate the format from sink stream to source stream */ + fmt =3D v4l2_subdev_state_get_opposite_stream_format(sd_state, sdformat->= pad, + sdformat->stream); + if (!fmt) + return -EINVAL; + + *fmt =3D sdformat->format; + + /* Store the CSIS format descriptor for active formats. */ + if (sdformat->which =3D=3D V4L2_SUBDEV_FORMAT_ACTIVE) + formatter->fmt =3D format; + + return 0; +} + +static int formatter_subdev_get_frame_desc(struct v4l2_subdev *sd, + unsigned int pad, + struct v4l2_mbus_frame_desc *fd) +{ + struct csi_formatter *formatter =3D sd_to_formatter(sd); + struct v4l2_mbus_frame_desc csi_fd; + struct v4l2_subdev_route *route; + struct v4l2_subdev_state *state; + int ret; + + if (pad !=3D CSI_FORMATTER_PAD_SOURCE) + return -EINVAL; + + ret =3D v4l2_subdev_call(formatter->csi_sd, pad, get_frame_desc, + formatter->remote_pad, &csi_fd); + if (ret) + return ret; + + if (csi_fd.type !=3D V4L2_MBUS_FRAME_DESC_TYPE_CSI2) { + dev_err(formatter->dev, + "Frame descriptor does not describe CSI-2 link\n"); + return -EINVAL; + } + + memset(fd, 0, sizeof(*fd)); + + fd->type =3D V4L2_MBUS_FRAME_DESC_TYPE_CSI2; + + state =3D v4l2_subdev_lock_and_get_active_state(sd); + + for_each_active_route(&state->routing, route) { + struct v4l2_mbus_frame_desc_entry *entry =3D NULL; + unsigned int i; + + if (route->source_pad !=3D pad) + continue; + + for (i =3D 0; i < csi_fd.num_entries; ++i) { + if (csi_fd.entry[i].stream =3D=3D route->sink_stream) { + entry =3D &csi_fd.entry[i]; + break; + } + } + + if (!entry) { + dev_err(formatter->dev, + "Failed to find stream from source frames desc\n"); + ret =3D -EPIPE; + break; + } + + fd->entry[fd->num_entries].stream =3D route->source_stream; + fd->entry[fd->num_entries].flags =3D entry->flags; + fd->entry[fd->num_entries].length =3D entry->length; + fd->entry[fd->num_entries].pixelcode =3D entry->pixelcode; + fd->entry[fd->num_entries].bus.csi2.vc =3D entry->bus.csi2.vc; + fd->entry[fd->num_entries].bus.csi2.dt =3D entry->bus.csi2.dt; + + fd->num_entries++; + } + + v4l2_subdev_unlock_state(state); + return ret; +} + +static int formatter_subdev_set_routing(struct v4l2_subdev *sd, + struct v4l2_subdev_state *state, + enum v4l2_subdev_format_whence which, + struct v4l2_subdev_krouting *routing) +{ + if (which =3D=3D V4L2_SUBDEV_FORMAT_ACTIVE && + media_entity_is_streaming(&sd->entity)) + return -EBUSY; + + return __formatter_subdev_set_routing(sd, state, routing); +} + +static inline void formatter_write(struct csi_formatter *formatter, + unsigned int reg, unsigned int value) +{ + u32 offset =3D formatter->reg_offset; + + regmap_write(formatter->regs, reg + offset, value); +} + +static u8 get_index_by_dt(u8 data_type) +{ + unsigned int i; + + for (i =3D 0; i < ARRAY_SIZE(formatter_dt_to_index_map); ++i) + if (data_type =3D=3D formatter_dt_to_index_map[i].dtype) + break; + + if (i =3D=3D ARRAY_SIZE(formatter_dt_to_index_map)) + return formatter_dt_to_index_map[0].index; + + return formatter_dt_to_index_map[i].index; +} + +static int get_vc(struct csi_formatter *formatter, unsigned int stream) +{ + struct v4l2_mbus_frame_desc source_fd; + struct v4l2_mbus_frame_desc_entry *entry =3D NULL; + unsigned int i; + int ret; + + /* + * Return virtual channel 0 as default value when remote subdev + * don't implement .get_frame_desc subdev callback + */ + ret =3D v4l2_subdev_call(formatter->csi_sd, pad, get_frame_desc, + formatter->remote_pad, &source_fd); + if (ret < 0) + return (ret =3D=3D -ENOIOCTLCMD) ? 0 : ret; + + for (i =3D 0; i < source_fd.num_entries; ++i) { + if (source_fd.entry[i].stream =3D=3D stream) { + entry =3D &source_fd.entry[i]; + break; + } + } + + if (!entry) { + dev_err(formatter->dev, + "Can't find valid frame desc corresponding to stream %d\n", stream); + return -EPIPE; + } + + return entry->bus.csi2.vc; +} + +static int csi_formatter_start_stream(struct csi_formatter *formatter, + u64 stream_mask) +{ + const struct formatter_pix_format *fmt =3D formatter->fmt; + unsigned int i; + u32 val; + int vc; + + for (i =3D 0; i < V4L2_FRAME_DESC_ENTRY_MAX; ++i) { + if (stream_mask & BIT(i)) + break; + } + + if (i =3D=3D V4L2_FRAME_DESC_ENTRY_MAX) { + dev_err(formatter->dev, "Stream ID out of range\n"); + return -EINVAL; + } + + val =3D BIT(get_index_by_dt(fmt->data_type)); + vc =3D get_vc(formatter, i); + + if (vc < 0 || vc > CSI_FORMATTER_VC_MAX) { + dev_err(formatter->dev, "Invalid virtual channel(%d)\n", vc); + return -EINVAL; + } + + formatter_write(formatter, CSI_VCx_PIXEL_DATA_TYPE(vc), val); + + return 0; +} + +static int csi_formatter_stop_stream(struct csi_formatter *formatter, + u64 stream_mask) +{ + unsigned int i; + int vc; + + for (i =3D 0; i < V4L2_FRAME_DESC_ENTRY_MAX; ++i) { + if (stream_mask & BIT(i)) + break; + } + + if (i =3D=3D V4L2_FRAME_DESC_ENTRY_MAX) { + dev_err(formatter->dev, "Stream ID out of range\n"); + return -EINVAL; + } + + vc =3D get_vc(formatter, i); + + if (vc < 0 || vc > CSI_FORMATTER_VC_MAX) { + dev_err(formatter->dev, "Invalid virtual channel(%d)\n", vc); + return -EINVAL; + } + + formatter_write(formatter, CSI_VCx_PIXEL_DATA_TYPE(vc), 0); + + return 0; +} + +static int formatter_subdev_enable_streams(struct v4l2_subdev *sd, + struct v4l2_subdev_state *state, + u32 pad, u64 streams_mask) +{ + struct csi_formatter *formatter =3D sd_to_formatter(sd); + struct device *dev =3D formatter->dev; + u64 sink_streams; + int ret; + + sink_streams =3D v4l2_subdev_state_xlate_streams(state, + CSI_FORMATTER_PAD_SOURCE, + CSI_FORMATTER_PAD_SINK, + &streams_mask); + if (!sink_streams || !streams_mask) + return -EINVAL; + + dev_dbg(dev, "remote sd: %s pad: %u, sink_stream:0x%llx\n", + formatter->csi_sd->name, formatter->remote_pad, sink_streams); + + if (!formatter->csi_sd) { + dev_err(dev, "CSI controller don't link with formatter\n"); + return -EPIPE; + } + + if (!formatter->enabled_streams) { + ret =3D pm_runtime_resume_and_get(formatter->dev); + if (ret < 0) { + dev_err(dev, "Formatter runtime get fail\n"); + return ret; + } + } + + ret =3D csi_formatter_start_stream(formatter, streams_mask); + if (ret) + goto runtime_put; + + ret =3D v4l2_subdev_enable_streams(formatter->csi_sd, + formatter->remote_pad, + sink_streams); + if (ret) + goto stop_stream; + + formatter->enabled_streams |=3D streams_mask; + + return 0; + +stop_stream: + csi_formatter_stop_stream(formatter, streams_mask); +runtime_put: + if (!formatter->enabled_streams) + pm_runtime_put(formatter->dev); + return ret; +} + +static int formatter_subdev_disable_streams(struct v4l2_subdev *sd, + struct v4l2_subdev_state *state, + u32 pad, u64 streams_mask) +{ + struct csi_formatter *formatter =3D sd_to_formatter(sd); + u64 sink_streams; + int ret; + + sink_streams =3D v4l2_subdev_state_xlate_streams(state, + CSI_FORMATTER_PAD_SOURCE, + CSI_FORMATTER_PAD_SINK, + &streams_mask); + if (!sink_streams || !streams_mask) + return -EINVAL; + + ret =3D v4l2_subdev_disable_streams(formatter->csi_sd, formatter->remote_= pad, + sink_streams); + if (ret) + return ret; + + ret =3D csi_formatter_stop_stream(formatter, streams_mask); + if (ret) + return ret; + + formatter->enabled_streams &=3D ~streams_mask; + + if (!formatter->enabled_streams) + pm_runtime_put(formatter->dev); + + return 0; +} + +static const struct v4l2_subdev_pad_ops formatter_subdev_pad_ops =3D { + .enum_mbus_code =3D formatter_subdev_enum_mbus_code, + .get_fmt =3D v4l2_subdev_get_fmt, + .set_fmt =3D formatter_subdev_set_fmt, + .get_frame_desc =3D formatter_subdev_get_frame_desc, + .set_routing =3D formatter_subdev_set_routing, + .enable_streams =3D formatter_subdev_enable_streams, + .disable_streams =3D formatter_subdev_disable_streams, +}; + +static const struct v4l2_subdev_ops formatter_subdev_ops =3D { + .pad =3D &formatter_subdev_pad_ops, +}; + +static const struct v4l2_subdev_internal_ops formatter_internal_ops =3D { + .init_state =3D formatter_subdev_init_state, +}; + +/* -----------------------------------------------------------------------= ------ + * Media entity operations + */ + +static const struct media_entity_operations formatter_entity_ops =3D { + .link_validate =3D v4l2_subdev_link_validate, + .get_fwnode_pad =3D v4l2_subdev_get_fwnode_pad_1_to_1, +}; + +static int csi_formatter_subdev_init(struct csi_formatter *formatter) +{ + struct v4l2_subdev *sd =3D &formatter->sd; + int ret; + + v4l2_subdev_init(sd, &formatter_subdev_ops); + + snprintf(sd->name, sizeof(sd->name), "%s", dev_name(formatter->dev)); + sd->internal_ops =3D &formatter_internal_ops; + + sd->owner =3D THIS_MODULE; + sd->flags |=3D V4L2_SUBDEV_FL_HAS_DEVNODE | + V4L2_SUBDEV_FL_HAS_EVENTS | + V4L2_SUBDEV_FL_STREAMS; + sd->entity.function =3D MEDIA_ENT_F_PROC_VIDEO_PIXEL_FORMATTER; + sd->entity.ops =3D &formatter_entity_ops; + sd->dev =3D formatter->dev; + + formatter->pads[CSI_FORMATTER_PAD_SINK].flags =3D MEDIA_PAD_FL_SINK; + formatter->pads[CSI_FORMATTER_PAD_SOURCE].flags =3D MEDIA_PAD_FL_SOURCE; + + ret =3D media_entity_pads_init(&sd->entity, CSI_FORMATTER_PAD_NUM, + formatter->pads); + if (ret) { + dev_err(formatter->dev, "Failed to init pads\n"); + return ret; + } + + ret =3D v4l2_subdev_init_finalize(sd); + if (ret) + media_entity_cleanup(&sd->entity); + + return ret; +} + +static inline struct csi_formatter * +notifier_to_formatter(struct v4l2_async_notifier *n) +{ + return container_of(n, struct csi_formatter, notifier); +} + +static int csi_formatter_notify_bound(struct v4l2_async_notifier *notifier, + struct v4l2_subdev *sd, + struct v4l2_async_connection *asc) +{ + const unsigned int link_flags =3D MEDIA_LNK_FL_IMMUTABLE + | MEDIA_LNK_FL_ENABLED; + struct csi_formatter *formatter =3D notifier_to_formatter(notifier); + struct v4l2_subdev *sdev =3D &formatter->sd; + struct media_pad *sink =3D &sdev->entity.pads[CSI_FORMATTER_PAD_SINK]; + struct media_pad *remote_pad; + int ret; + + formatter->csi_sd =3D sd; + + dev_dbg(formatter->dev, "Bound subdev: %s pad\n", sd->name); + + ret =3D v4l2_create_fwnode_links_to_pad(sd, sink, link_flags); + if (ret < 0) + return ret; + + remote_pad =3D media_pad_remote_pad_first(sink); + if (!remote_pad) { + dev_err(formatter->dev, "Pipe not setup correctly\n"); + return -EPIPE; + } + formatter->remote_pad =3D remote_pad->index; + + return 0; +} + +static const struct v4l2_async_notifier_operations formatter_notify_ops = =3D { + .bound =3D csi_formatter_notify_bound, +}; + +static int csi_formatter_async_register(struct csi_formatter *formatter) +{ + struct device *dev =3D formatter->dev; + struct v4l2_async_connection *asc; + struct fwnode_handle *ep __free(fwnode_handle) =3D NULL; + int ret; + + v4l2_async_subdev_nf_init(&formatter->notifier, &formatter->sd); + + ep =3D fwnode_graph_get_endpoint_by_id(dev_fwnode(dev), 0, 0, + FWNODE_GRAPH_ENDPOINT_NEXT); + if (!ep) + return -ENOTCONN; + + asc =3D v4l2_async_nf_add_fwnode_remote(&formatter->notifier, ep, + struct v4l2_async_connection); + if (IS_ERR(asc)) + return PTR_ERR(asc); + + formatter->notifier.ops =3D &formatter_notify_ops; + + ret =3D v4l2_async_nf_register(&formatter->notifier); + if (ret) + return ret; + + return v4l2_async_register_subdev(&formatter->sd); +} + +/* -----------------------------------------------------------------------= ------ + * Suspend/resume + */ + +static int csi_formatter_system_suspend(struct device *dev) +{ + return pm_runtime_force_suspend(dev); +} + +static int csi_formatter_system_resume(struct device *dev) +{ + int ret; + + ret =3D pm_runtime_force_resume(dev); + if (ret < 0) { + dev_err(dev, "force resume %s failed!\n", dev_name(dev)); + return ret; + } + + return 0; +} + +static int csi_formatter_runtime_suspend(struct device *dev) +{ + struct v4l2_subdev *sd =3D dev_get_drvdata(dev); + struct csi_formatter *formatter =3D sd_to_formatter(sd); + + clk_disable_unprepare(formatter->clk); + + return 0; +} + +static int csi_formatter_runtime_resume(struct device *dev) +{ + struct v4l2_subdev *sd =3D dev_get_drvdata(dev); + struct csi_formatter *formatter =3D sd_to_formatter(sd); + + return clk_prepare_enable(formatter->clk); +} + +static const struct dev_pm_ops csi_formatter_pm_ops =3D { + SYSTEM_SLEEP_PM_OPS(csi_formatter_system_suspend, + csi_formatter_system_resume) + RUNTIME_PM_OPS(csi_formatter_runtime_suspend, + csi_formatter_runtime_resume, NULL) +}; + +static int csi_formatter_probe(struct platform_device *pdev) +{ + struct device *dev =3D &pdev->dev; + struct csi_formatter *formatter; + u32 val; + int ret; + + formatter =3D devm_kzalloc(dev, sizeof(*formatter), GFP_KERNEL); + if (!formatter) + return -ENOMEM; + + formatter->dev =3D dev; + + formatter->regs =3D syscon_node_to_regmap(dev->parent->of_node); + if (IS_ERR(formatter->regs)) + return dev_err_probe(dev, PTR_ERR(formatter->regs), + "Failed to get csi formatter regmap\n"); + + ret =3D of_property_read_u32(dev->of_node, "reg", &val); + if (ret < 0) + return dev_err_probe(dev, ret, "Failed to get csi formatter reg property= \n"); + + formatter->reg_offset =3D val; + + formatter->clk =3D devm_clk_get(dev, NULL); + if (IS_ERR(formatter->clk)) + return dev_err_probe(dev, PTR_ERR(formatter->clk), + "Failed to get pixel clock\n"); + + ret =3D csi_formatter_subdev_init(formatter); + if (ret < 0) + return dev_err_probe(dev, ret, "formatter subdev init fail\n"); + + /* Initialize formatter pixel format */ + formatter->fmt =3D find_csi_format(formatter_default_fmt.code); + + ret =3D csi_formatter_async_register(formatter); + if (ret < 0) { + v4l2_subdev_cleanup(&formatter->sd); + return dev_err_probe(dev, ret, "Async register failed\n"); + } + + platform_set_drvdata(pdev, &formatter->sd); + + /* Enable runtime PM. */ + pm_runtime_enable(dev); + + return 0; +} + +static void csi_formatter_remove(struct platform_device *pdev) +{ + struct v4l2_subdev *sd =3D platform_get_drvdata(pdev); + struct csi_formatter *formatter =3D sd_to_formatter(sd); + + v4l2_async_nf_unregister(&formatter->notifier); + v4l2_async_nf_cleanup(&formatter->notifier); + v4l2_async_unregister_subdev(&formatter->sd); + + pm_runtime_disable(&pdev->dev); + media_entity_cleanup(&formatter->sd.entity); + pm_runtime_set_suspended(&pdev->dev); +} + +static const struct of_device_id csi_formatter_of_match[] =3D { + { .compatible =3D "fsl,imx9-csi-formatter" }, + { /* sentinel */ }, +}; +MODULE_DEVICE_TABLE(of, csi_formatter_of_match); + +static struct platform_driver csi_formatter_device_driver =3D { + .driver =3D { + .owner =3D THIS_MODULE, + .name =3D CSI_FORMATTER_DRV_NAME, + .of_match_table =3D csi_formatter_of_match, + .pm =3D pm_ptr(&csi_formatter_pm_ops), + }, + .probe =3D csi_formatter_probe, + .remove =3D csi_formatter_remove, +}; + +module_platform_driver(csi_formatter_device_driver); + +MODULE_AUTHOR("NXP Semiconductor, Inc."); +MODULE_DESCRIPTION("NXP i.MX9 CSI Pixel Formatter driver"); +MODULE_LICENSE("GPL"); --=20 2.34.1