From nobody Tue Feb 10 17:02:49 2026 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id BAE3533891D; Tue, 16 Dec 2025 06:23:19 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1765866206; cv=none; b=rzV2OBNHYk4ahml9C0ALNBVBB+IOZqQQSv7UXxNTg6zQHyhq4Uj+NPrjV3m6i/qBow1N4heMKYYlxWulBHRWv1oKm8/yWV6/0yhCIeXUoVtTi+aof99Ehz/f+FOAHSwYNPIT+jABIC0Y8L1lHMJIquidDMg0zF916BB3yXu4ieU= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1765866206; c=relaxed/simple; bh=/jSR5X6pJkrTiLZ3kikh4GR4NwhQEt1xHLoqaLfWnRY=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=JJYR3Fi2fDNGlvJhFe4x98zi6NhAe1Rf5REnvFjNYzUPjp9pxECeg7BDYzd6jYaTShY51uKYURvLqTKNtG6wGx08aFfm1LUXUoDCW6mhJDNlsWvjOtCWBYqJkoTh8t9Vcio57+prXxNvpxqo8FQdxT21of7+VImfrfu9/xOjMOk= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com; spf=pass smtp.mailfrom=quicinc.com; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b=j5AjrA0E; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=quicinc.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b="j5AjrA0E" Received: from pps.filterd (m0279869.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 5BG2RDaO1824278; Tue, 16 Dec 2025 06:23:07 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= nspwd7WlBUO/P7YewdIeHXWHPfs5NkV52dLXwfveBSs=; b=j5AjrA0EdoloEfGr 9GZLG4xUjSkIZzibg4HhX7sUPqQBbaA5mBSrHcOuuvPKgG+f1b5s3jZL84W+jAW8 efQ76dXqSmrMovaJbQJ8R7K+RGep61Phz+qpk1BTSSuv+IjB3GLrBa4+MwfpNldr Hq590fnYhxqKnZDKhUx7DALgE0z/FtD+yqKbVcPY2rRg9RVMWJTwNv10lnS9Scoi sYwmP5uMUoE1hfNdxlHfGKUMuhEcW05u3F3eZW+frf+zLUy6M7tKyV1O5q5zP79l 6L/akASjCucgcX0RWnJXg5LxcsMrW89dMums8FySz+LzKzv87MVJdrvWLyPUsu97 UFogTw== Received: from nalasppmta01.qualcomm.com (Global_NAT1.qualcomm.com [129.46.96.20]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4b2p4f2dka-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Tue, 16 Dec 2025 06:23:06 +0000 (GMT) Received: from nalasex01c.na.qualcomm.com (nalasex01c.na.qualcomm.com [10.47.97.35]) by NALASPPMTA01.qualcomm.com (8.18.1.2/8.18.1.2) with ESMTPS id 5BG6N505023331 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Tue, 16 Dec 2025 06:23:05 GMT Received: from hu-nihalkum-hyd.qualcomm.com (10.80.80.8) by nalasex01c.na.qualcomm.com (10.47.97.35) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.17; Mon, 15 Dec 2025 22:23:00 -0800 From: Nihal Kumar Gupta To: , , , , , , , , , , CC: , , , , , Subject: [PATCH v7 4/5] arm64: dts: qcom: monaco-evk: Add camera AVDD regulators Date: Tue, 16 Dec 2025 11:52:22 +0530 Message-ID: <20251216062223.2474216-5-quic_nihalkum@quicinc.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20251216062223.2474216-1-quic_nihalkum@quicinc.com> References: <20251216062223.2474216-1-quic_nihalkum@quicinc.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-ClientProxiedBy: nasanex01a.na.qualcomm.com (10.52.223.231) To nalasex01c.na.qualcomm.com (10.47.97.35) X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-GUID: h2q2A4dvoCDlc8Mlm9o2E7Y0dYgMuas0 X-Authority-Analysis: v=2.4 cv=OK8qHCaB c=1 sm=1 tr=0 ts=6940faca cx=c_pps a=ouPCqIW2jiPt+lZRy3xVPw==:117 a=ouPCqIW2jiPt+lZRy3xVPw==:17 a=GEpy-HfZoHoA:10 a=wP3pNCr1ah4A:10 a=VkNPw1HP01LnGYTKEx00:22 a=COk6AnOGAAAA:8 a=KSpx70hPW1lZ7Xonwr0A:9 a=TjNXssC_j7lpFel5tvFf:22 X-Proofpoint-ORIG-GUID: h2q2A4dvoCDlc8Mlm9o2E7Y0dYgMuas0 X-Proofpoint-Spam-Details-Enc: AW1haW4tMjUxMjE2MDA1MCBTYWx0ZWRfX9zJYmY1qoJvg DgFGZliWKdRTZXQh2pBqgbSqpsdv/dnhrnwPX7QjRdjqMBAouH/yisttsFK8Fm7qNpRmeuCkikF 0Z5FjdoRYKCF8dFwqLmXdg5G0OuWI6LrEQeV5Zac3aBQ6CKVs+wprnZSOwRZCu/5yDZ75KvSngy wzleN+XWyP0OtqeWWUgARYQ+iN9LxTtAYzOWbF9pUjVJImqAcvGVM9R9dNZ39mh9h8RpVbvXLuF 1vrVseEXMQFGMrorCkAmnTVfgBEwlyw0sQ/DFyXcnJPu9n4VRGsgo3wJSAt9hERg8T+3Cpsgkz2 cX6NIyWxcoWiwbre03yToQO19Exr+UVoIcawdcJAzNpkZiK4V5EyooHxeP63VBnk3eYTKc+zM5Z ZzaMkc5xESDQNclGiwA0l/WGQClTPA== X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1121,Hydra:6.1.9,FMLib:17.12.100.49 definitions=2025-12-16_01,2025-12-15_03,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 priorityscore=1501 adultscore=0 malwarescore=0 suspectscore=0 lowpriorityscore=0 phishscore=0 impostorscore=0 clxscore=1015 bulkscore=0 spamscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2510240001 definitions=main-2512160050 Content-Type: text/plain; charset="utf-8" Define three fixed regulators for camera AVDD rails, each gpio-controlled with corresponding pinctrl definitions. Signed-off-by: Nihal Kumar Gupta Signed-off-by: Vikram Sharma Reviewed-by: Konrad Dybcio --- arch/arm64/boot/dts/qcom/monaco-evk.dts | 51 +++++++++++++++++++++++++ 1 file changed, 51 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/monaco-evk.dts b/arch/arm64/boot/dts/= qcom/monaco-evk.dts index bb35893da73d..75110129fd09 100644 --- a/arch/arm64/boot/dts/qcom/monaco-evk.dts +++ b/arch/arm64/boot/dts/qcom/monaco-evk.dts @@ -76,6 +76,36 @@ platform { }; }; }; + + vreg_cam0_2p8: vreg-cam0-2p8 { + compatible =3D "regulator-fixed"; + regulator-name =3D "vreg_cam0_2p8"; + startup-delay-us =3D <10000>; + enable-active-high; + gpio =3D <&tlmm 73 GPIO_ACTIVE_HIGH>; + pinctrl-0 =3D <&cam0_avdd_2v8_en_default>; + pinctrl-names =3D "default"; + }; + + vreg_cam1_2p8: vreg-cam1-2p8 { + compatible =3D "regulator-fixed"; + regulator-name =3D "vreg_cam1_2p8"; + startup-delay-us =3D <10000>; + enable-active-high; + gpio =3D <&tlmm 74 GPIO_ACTIVE_HIGH>; + pinctrl-0 =3D <&cam1_avdd_2v8_en_default>; + pinctrl-names =3D "default"; + }; + + vreg_cam2_2p8: vreg-cam2-2p8 { + compatible =3D "regulator-fixed"; + regulator-name =3D "vreg_cam2_2p8"; + startup-delay-us =3D <10000>; + enable-active-high; + gpio =3D <&tlmm 75 GPIO_ACTIVE_HIGH>; + pinctrl-0 =3D <&cam2_avdd_2v8_en_default>; + pinctrl-names =3D "default"; + }; }; =20 &apps_rsc { @@ -435,6 +465,27 @@ &serdes0 { }; =20 &tlmm { + cam0_avdd_2v8_en_default: cam0-avdd-2v8-en-state { + pins =3D "gpio73"; + function =3D "gpio"; + drive-strength =3D <2>; + bias-disable; + }; + + cam1_avdd_2v8_en_default: cam1-avdd-2v8-en-state { + pins =3D "gpio74"; + function =3D "gpio"; + drive-strength =3D <2>; + bias-disable; + }; + + cam2_avdd_2v8_en_default: cam2-avdd-2v8-en-state { + pins =3D "gpio75"; + function =3D "gpio"; + drive-strength =3D <2>; + bias-disable; + }; + ethernet0_default: ethernet0-default-state { ethernet0_mdc: ethernet0-mdc-pins { pins =3D "gpio5"; --=20 2.34.1