From nobody Fri Dec 19 20:38:15 2025 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 8C0293358CF; Tue, 16 Dec 2025 06:23:01 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1765866192; cv=none; b=o3k7NcEpK5J/PerSvBPYCdI6CC4I2Ko60XK3ziqrRm6IOanOax3pKK+4OTAoWS5FUZU5gz9xP3+DUEbpjh+ISiJKP0Pw8oxbYLlUNC0vNeWOUycVabj0C8AlpquO2Jxp5tA6pxZFseT9GodDvbR3G9C2B1ZdU/kfhYfM4ycTvis= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1765866192; c=relaxed/simple; bh=byqQdkECqUsBNdDd2tkVFPXBMf3Uck104mxVKGDm08M=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=BpdtGiO75Edz15CzxEPE22cSaQSxlRhtrv8CeeUDalpJgWI6i9AKHhwLwZzitXMenFABzZAT35oIiItxzZ3bVKYdHQwCEPeDuCyr/vm9vxG835hqIgsAvmGtFPohL/xahmW40+JJmZ3ML6eGptDuW94ZPziXHtbA66RP+L1O/zQ= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com; spf=pass smtp.mailfrom=quicinc.com; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b=fJ/7WZOM; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=quicinc.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b="fJ/7WZOM" Received: from pps.filterd (m0279866.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 5BG5Ip2N175730; Tue, 16 Dec 2025 06:22:49 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= puwrNkeefsGsVdj92cwnxJqsErXN0jD9MjSzI5I3bKc=; b=fJ/7WZOMOqgE6s7I p4+Bulv+aU6KLdAj7Oyfl1d+B/bj7tBDE3M+eL2AO/0XlErBDaiGl59O5meBG2nj zCcU0M9H7Lrr1Z1sPpTYVbqTjvKf8BUUgRvT8nk49RXDe507MgS2GRLcWrStnBO7 +DR/0E9Aglq3N2OIhsXYWo4wYLcs+MY4mxzeu1OyGjCob2tViDUrgXjCRgf3kA4K 3h1hDqqxPfpl/kFjR4FyAwakFmgul29HAFPh58A0zciQ3S0yHTD/DnEKoFIcmZjn qpinRWAEaGkhwz8adTfr5IBsjiOYanOKDwG4YSHiKo2dFOAf5TM2rhNhfdM5hj7U C7Pu0g== Received: from nalasppmta05.qualcomm.com (Global_NAT1.qualcomm.com [129.46.96.20]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4b2kmm35xk-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Tue, 16 Dec 2025 06:22:49 +0000 (GMT) Received: from nalasex01c.na.qualcomm.com (nalasex01c.na.qualcomm.com [10.47.97.35]) by NALASPPMTA05.qualcomm.com (8.18.1.2/8.18.1.2) with ESMTPS id 5BG6Mnso000841 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Tue, 16 Dec 2025 06:22:49 GMT Received: from hu-nihalkum-hyd.qualcomm.com (10.80.80.8) by nalasex01c.na.qualcomm.com (10.47.97.35) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.17; Mon, 15 Dec 2025 22:22:43 -0800 From: Nihal Kumar Gupta To: , , , , , , , , , , CC: , , , , , , "Vladimir Zapolskiy" Subject: [PATCH v7 1/5] dt-bindings: i2c: qcom-cci: Document qcs8300 compatible Date: Tue, 16 Dec 2025 11:52:19 +0530 Message-ID: <20251216062223.2474216-2-quic_nihalkum@quicinc.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20251216062223.2474216-1-quic_nihalkum@quicinc.com> References: <20251216062223.2474216-1-quic_nihalkum@quicinc.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-ClientProxiedBy: nasanex01a.na.qualcomm.com (10.52.223.231) To nalasex01c.na.qualcomm.com (10.47.97.35) X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-Spam-Details-Enc: AW1haW4tMjUxMjE2MDA1MCBTYWx0ZWRfX7sUMFXc26J0I wJMyWJy7yZrLUM9LjzSKTtEKDcO2+eLSMJ5HJ5ZgzNXmC0LipctABUn2npuHTqN/HdliTWzbcbj oVp22sbrUFfK+u+UrDtJB8g3XiMOpjkhOvFBiV6ZUNtusyroMKyKa0H/Wm7iOmLcFFkfi9A9Cms ax+dkDYtnVMqGW/56JzoLbsiUlbvqeTDGqVFsT3iAXUO026G7LB1tGExLLWLknFLd3C5GD1goRr dEilO9+BhnRPOtfJFkcixUANoBM/WOQmxCfXV9laV3XpQLvEwYIqfizn9hRiPDBYiZ0t7xHFYlc CWMse5whSJvh295Zu3MVoEc2XxwLRVCKhc7KjXPrNo+XEPpoIrgcGafmGT1GxteZv3sH4SIbj4j 7HOuBkplZalgVHCaeRXWotZQIUngCw== X-Proofpoint-GUID: k7S8TqrLBDFd9RaVRjD5hFD2LP7fcie8 X-Proofpoint-ORIG-GUID: k7S8TqrLBDFd9RaVRjD5hFD2LP7fcie8 X-Authority-Analysis: v=2.4 cv=EcTFgfmC c=1 sm=1 tr=0 ts=6940fab9 cx=c_pps a=ouPCqIW2jiPt+lZRy3xVPw==:117 a=ouPCqIW2jiPt+lZRy3xVPw==:17 a=GEpy-HfZoHoA:10 a=wP3pNCr1ah4A:10 a=VkNPw1HP01LnGYTKEx00:22 a=COk6AnOGAAAA:8 a=KKAkSRfTAAAA:8 a=VwQbUJbxAAAA:8 a=s_BFhqDHtHiVpoTEQLAA:9 a=TjNXssC_j7lpFel5tvFf:22 a=cvBusfyB2V15izCimMoJ:22 X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1121,Hydra:6.1.9,FMLib:17.12.100.49 definitions=2025-12-16_01,2025-12-15_03,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 impostorscore=0 lowpriorityscore=0 clxscore=1011 phishscore=0 adultscore=0 bulkscore=0 priorityscore=1501 suspectscore=0 spamscore=0 malwarescore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2510240001 definitions=main-2512160050 Content-Type: text/plain; charset="utf-8" The three instances of CCI found on the QCS8300 are functionally the same as on a number of existing Qualcomm SoCs. Introduce a new SoC-specific compatible string "qcom,qcs8300-cci" with a common fallback. Signed-off-by: Nihal Kumar Gupta Signed-off-by: Vikram Sharma Reviewed-by: Bryan O'Donoghue Acked-by: Rob Herring (Arm) Reviewed-by: Vladimir Zapolskiy --- Documentation/devicetree/bindings/i2c/qcom,i2c-cci.yaml | 2 ++ 1 file changed, 2 insertions(+) diff --git a/Documentation/devicetree/bindings/i2c/qcom,i2c-cci.yaml b/Docu= mentation/devicetree/bindings/i2c/qcom,i2c-cci.yaml index a3fe1eea6aec..399a09409e07 100644 --- a/Documentation/devicetree/bindings/i2c/qcom,i2c-cci.yaml +++ b/Documentation/devicetree/bindings/i2c/qcom,i2c-cci.yaml @@ -28,6 +28,7 @@ properties: - enum: - qcom,kaanapali-cci - qcom,qcm2290-cci + - qcom,qcs8300-cci - qcom,sa8775p-cci - qcom,sc7280-cci - qcom,sc8280xp-cci @@ -133,6 +134,7 @@ allOf: enum: - qcom,kaanapali-cci - qcom,qcm2290-cci + - qcom,qcs8300-cci - qcom,sm8750-cci then: properties: --=20 2.34.1 From nobody Fri Dec 19 20:38:15 2025 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 7F69E324B26; Tue, 16 Dec 2025 06:23:09 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1765866197; cv=none; b=eZNZMjV2/Fl9KsDmy/45pQU7hNpvXv1P0yTe4nymtg0HiSzFJrDcJK9lRK6OYVPDGwERE8MYuAA99A7U0Gett6w8DYiJKMcE3w4wysarhTdnQBX7UTWFp/o63FoGWz8P5mkYypTkKddKidf36KNQ/mGzVlvPEPZXBlwnC6ZNWJw= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1765866197; c=relaxed/simple; bh=PjYwMhgZQqxfRb2fP7RbSjwkJlriO0j8n6mt4HMdv7A=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=qA0TiWbeZrBw++5Uoa7fhNePYhy06dGFukB1yks0KYkPpvYehRnCCgIJJaF03RW4hL7JaRIlVKBTqcZXNacWYLN2RQaGf4ddIoN4kXo3OrFeOJcHeO6X2/3a2nE+r9LFZGx3WVS2bKvGJMv74H/GaTra3Ivrs8Kw8uN5STlRLvs= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com; spf=pass smtp.mailfrom=quicinc.com; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b=SoE1RLiy; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=quicinc.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b="SoE1RLiy" Received: from pps.filterd (m0279867.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 5BG158Ju825901; Tue, 16 Dec 2025 06:22:56 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= MmuJgPpOeInHr8xJ+Yp3yfljwMiRXx6yw+bI1KqSnnM=; b=SoE1RLiy1gfmLc40 kDujZzLlDSaMtMpYM24heBri9i+DVsWOxLIqvmD9nEkPg3cku4Cx75sSKITWkTDr gSeoGedZ9yIVQqkXNMqQFwaUVHiqb8V5Lu+/EjOiwstIgc+Yklv+7z3TEym9XOcS +AYMK9EMt7NoNNlpLPOUk4JsSfXRqRKC+chlHeAuPAZgn9+G7pEUPT+mYWkYUNTA Ky/maIkmdsuK38gjRnP+odKo5heB9rFAEQhpNr1qPy3PsOKshOW+gyEJQo4VdK1x BtfB9d9hxIUqXChL/i5kOD3Y5T1SaeJ8eR3dwER8tWaj9tug5Mu3A72vdsJWC5sM eKWSxQ== Received: from nalasppmta01.qualcomm.com (Global_NAT1.qualcomm.com [129.46.96.20]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4b2ncetpp1-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Tue, 16 Dec 2025 06:22:55 +0000 (GMT) Received: from nalasex01c.na.qualcomm.com (nalasex01c.na.qualcomm.com [10.47.97.35]) by NALASPPMTA01.qualcomm.com (8.18.1.2/8.18.1.2) with ESMTPS id 5BG6MtsY023025 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Tue, 16 Dec 2025 06:22:55 GMT Received: from hu-nihalkum-hyd.qualcomm.com (10.80.80.8) by nalasex01c.na.qualcomm.com (10.47.97.35) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.17; Mon, 15 Dec 2025 22:22:49 -0800 From: Nihal Kumar Gupta To: , , , , , , , , , , CC: , , , , , , Ravi Shankar , Vishal Verma , Vladimir Zapolskiy , Konrad Dybcio Subject: [PATCH v7 2/5] arm64: dts: qcom: monaco: Add CCI definitions Date: Tue, 16 Dec 2025 11:52:20 +0530 Message-ID: <20251216062223.2474216-3-quic_nihalkum@quicinc.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20251216062223.2474216-1-quic_nihalkum@quicinc.com> References: <20251216062223.2474216-1-quic_nihalkum@quicinc.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-ClientProxiedBy: nasanex01a.na.qualcomm.com (10.52.223.231) To nalasex01c.na.qualcomm.com (10.47.97.35) X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-ORIG-GUID: e07tCTDeZ6_MqzC6_gFYlbtpC-hCt-bK X-Proofpoint-GUID: e07tCTDeZ6_MqzC6_gFYlbtpC-hCt-bK X-Proofpoint-Spam-Details-Enc: AW1haW4tMjUxMjE2MDA1MCBTYWx0ZWRfXwouA2FiSwrrf 0dOjTtWYTG0RIkb07MX6LjgG2dEnZP96FJs0WgYGFVwZ0fLyYwP4HYaahOxaQ2Sj0wVCpqu7l9+ V6Q4SO+CiNx5jnY4mdfRsoq4FAIPK1wae0HsmPYdNpkxn7pkwsDru4AOPQhT8DB/raY5IzHMJhC TPQBmQOBDqQ1TGUxJUlo/hsgzMaEzMPhGCBccWzdIq7k330PCFutzKBg40zLyqxDhTeKojaI5xA zb5NbNYkiAn1F7v8QbcM1vf+agU1pjdPxGSxoQPrjxbAL1yEa8kyMb9QjhElstxGZVnIuzWinkd ARUnpMhb93Nfa1B2DeueTyy7oBKO9pJqvQTbRDaH5Jq1IhsIMtJzhUfkFwSg7vxl3Sj6PVMLMuf q8qcexY0z78ZJHz17lxZUrmm4t9m+g== X-Authority-Analysis: v=2.4 cv=XJU9iAhE c=1 sm=1 tr=0 ts=6940fac0 cx=c_pps a=ouPCqIW2jiPt+lZRy3xVPw==:117 a=ouPCqIW2jiPt+lZRy3xVPw==:17 a=GEpy-HfZoHoA:10 a=wP3pNCr1ah4A:10 a=VkNPw1HP01LnGYTKEx00:22 a=COk6AnOGAAAA:8 a=KKAkSRfTAAAA:8 a=EUspDBNiAAAA:8 a=8cEEmJuSjmb3-IlBk7AA:9 a=TjNXssC_j7lpFel5tvFf:22 a=cvBusfyB2V15izCimMoJ:22 X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1121,Hydra:6.1.9,FMLib:17.12.100.49 definitions=2025-12-16_01,2025-12-15_03,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 bulkscore=0 adultscore=0 clxscore=1015 malwarescore=0 suspectscore=0 phishscore=0 impostorscore=0 priorityscore=1501 spamscore=0 lowpriorityscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2510240001 definitions=main-2512160050 Content-Type: text/plain; charset="utf-8" Qualcomm QCS8300 SoC contains three Camera Control Interface (CCI). Compared to Lemans, the key difference is in SDA/SCL GPIO assignments and number of CCIs. Signed-off-by: Nihal Kumar Gupta Co-developed-by: Ravi Shankar Signed-off-by: Ravi Shankar Co-developed-by: Vishal Verma Signed-off-by: Vishal Verma Co-developed-by: Suresh Vankadara Signed-off-by: Suresh Vankadara Signed-off-by: Vikram Sharma Reviewed-by: Vladimir Zapolskiy Reviewed-by: Bryan O'Donoghue Reviewed-by: Konrad Dybcio --- arch/arm64/boot/dts/qcom/monaco.dtsi | 303 +++++++++++++++++++++++++++ 1 file changed, 303 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/monaco.dtsi b/arch/arm64/boot/dts/qco= m/monaco.dtsi index 774255c3f6fc..4b2d8a449b00 100644 --- a/arch/arm64/boot/dts/qcom/monaco.dtsi +++ b/arch/arm64/boot/dts/qcom/monaco.dtsi @@ -4776,6 +4776,117 @@ videocc: clock-controller@abf0000 { #power-domain-cells =3D <1>; }; =20 + cci0: cci@ac13000 { + compatible =3D "qcom,qcs8300-cci", "qcom,msm8996-cci"; + reg =3D <0x0 0x0ac13000 0x0 0x1000>; + + interrupts =3D ; + + clocks =3D <&camcc CAM_CC_CPAS_AHB_CLK>, + <&camcc CAM_CC_CCI_0_CLK>; + clock-names =3D "cpas_ahb", + "cci"; + + power-domains =3D <&camcc CAM_CC_TITAN_TOP_GDSC>; + + pinctrl-0 =3D <&cci0_0_default &cci0_1_default>; + pinctrl-1 =3D <&cci0_0_sleep &cci0_1_sleep>; + pinctrl-names =3D "default", "sleep"; + + #address-cells =3D <1>; + #size-cells =3D <0>; + + status =3D "disabled"; + + cci0_i2c0: i2c-bus@0 { + reg =3D <0>; + clock-frequency =3D <1000000>; + #address-cells =3D <1>; + #size-cells =3D <0>; + }; + + cci0_i2c1: i2c-bus@1 { + reg =3D <1>; + clock-frequency =3D <1000000>; + #address-cells =3D <1>; + #size-cells =3D <0>; + }; + }; + + cci1: cci@ac14000 { + compatible =3D "qcom,qcs8300-cci", "qcom,msm8996-cci"; + reg =3D <0x0 0x0ac14000 0x0 0x1000>; + + interrupts =3D ; + + clocks =3D <&camcc CAM_CC_CPAS_AHB_CLK>, + <&camcc CAM_CC_CCI_1_CLK>; + clock-names =3D "cpas_ahb", + "cci"; + + power-domains =3D <&camcc CAM_CC_TITAN_TOP_GDSC>; + + pinctrl-0 =3D <&cci1_0_default &cci1_1_default>; + pinctrl-1 =3D <&cci1_0_sleep &cci1_1_sleep>; + pinctrl-names =3D "default", "sleep"; + + #address-cells =3D <1>; + #size-cells =3D <0>; + + status =3D "disabled"; + + cci1_i2c0: i2c-bus@0 { + reg =3D <0>; + clock-frequency =3D <1000000>; + #address-cells =3D <1>; + #size-cells =3D <0>; + }; + + cci1_i2c1: i2c-bus@1 { + reg =3D <1>; + clock-frequency =3D <1000000>; + #address-cells =3D <1>; + #size-cells =3D <0>; + }; + }; + + cci2: cci@ac15000 { + compatible =3D "qcom,qcs8300-cci", "qcom,msm8996-cci"; + reg =3D <0x0 0x0ac15000 0x0 0x1000>; + + interrupts =3D ; + + clocks =3D <&camcc CAM_CC_CPAS_AHB_CLK>, + <&camcc CAM_CC_CCI_2_CLK>; + clock-names =3D "cpas_ahb", + "cci"; + + power-domains =3D <&camcc CAM_CC_TITAN_TOP_GDSC>; + + pinctrl-0 =3D <&cci2_0_default &cci2_1_default>; + pinctrl-1 =3D <&cci2_0_sleep &cci2_1_sleep>; + pinctrl-names =3D "default", "sleep"; + + #address-cells =3D <1>; + #size-cells =3D <0>; + + status =3D "disabled"; + + cci2_i2c0: i2c-bus@0 { + reg =3D <0>; + clock-frequency =3D <1000000>; + #address-cells =3D <1>; + #size-cells =3D <0>; + }; + + cci2_i2c1: i2c-bus@1 { + reg =3D <1>; + clock-frequency =3D <1000000>; + #address-cells =3D <1>; + #size-cells =3D <0>; + }; + }; + camss: isp@ac78000 { compatible =3D "qcom,qcs8300-camss"; =20 @@ -5071,6 +5182,198 @@ tlmm: pinctrl@f100000 { #interrupt-cells =3D <2>; wakeup-parent =3D <&pdc>; =20 + cci0_0_default: cci0-0-default-state { + sda-pins { + pins =3D "gpio57"; + function =3D "cci_i2c_sda"; + drive-strength =3D <2>; + bias-pull-up =3D <2200>; + }; + + scl-pins { + pins =3D "gpio58"; + function =3D "cci_i2c_scl"; + drive-strength =3D <2>; + bias-pull-up =3D <2200>; + }; + }; + + cci0_0_sleep: cci0-0-sleep-state { + sda-pins { + pins =3D "gpio57"; + function =3D "cci_i2c_sda"; + drive-strength =3D <2>; + bias-pull-down; + }; + + scl-pins { + pins =3D "gpio58"; + function =3D "cci_i2c_scl"; + drive-strength =3D <2>; + bias-pull-down; + }; + }; + + cci0_1_default: cci0-1-default-state { + sda-pins { + pins =3D "gpio29"; + function =3D "cci_i2c_sda"; + drive-strength =3D <2>; + bias-pull-up =3D <2200>; + }; + + scl-pins { + pins =3D "gpio30"; + function =3D "cci_i2c_scl"; + drive-strength =3D <2>; + bias-pull-up =3D <2200>; + }; + }; + + cci0_1_sleep: cci0-1-sleep-state { + sda-pins { + pins =3D "gpio29"; + function =3D "cci_i2c_sda"; + drive-strength =3D <2>; + bias-pull-down; + }; + + scl-pins { + pins =3D "gpio30"; + function =3D "cci_i2c_scl"; + drive-strength =3D <2>; + bias-pull-down; + }; + }; + + cci1_0_default: cci1-0-default-state { + sda-pins { + pins =3D "gpio59"; + function =3D "cci_i2c_sda"; + drive-strength =3D <2>; + bias-pull-up =3D <2200>; + }; + + scl-pins { + pins =3D "gpio60"; + function =3D "cci_i2c_scl"; + drive-strength =3D <2>; + bias-pull-up =3D <2200>; + }; + }; + + cci1_0_sleep: cci1-0-sleep-state { + sda-pins { + pins =3D "gpio59"; + function =3D "cci_i2c_sda"; + drive-strength =3D <2>; + bias-pull-down; + }; + + scl-pins { + pins =3D "gpio60"; + function =3D "cci_i2c_scl"; + drive-strength =3D <2>; + bias-pull-down; + }; + }; + + cci1_1_default: cci1-1-default-state { + sda-pins { + pins =3D "gpio31"; + function =3D "cci_i2c_sda"; + drive-strength =3D <2>; + bias-pull-up =3D <2200>; + }; + + scl-pins { + pins =3D "gpio32"; + function =3D "cci_i2c_scl"; + drive-strength =3D <2>; + bias-pull-up =3D <2200>; + }; + }; + + cci1_1_sleep: cci1-1-sleep-state { + sda-pins { + pins =3D "gpio31"; + function =3D "cci_i2c_sda"; + drive-strength =3D <2>; + bias-pull-down; + }; + + scl-pins { + pins =3D "gpio32"; + function =3D "cci_i2c_scl"; + drive-strength =3D <2>; + bias-pull-down; + }; + }; + + cci2_0_default: cci2-0-default-state { + sda-pins { + pins =3D "gpio61"; + function =3D "cci_i2c_sda"; + drive-strength =3D <2>; + bias-pull-up =3D <2200>; + }; + + scl-pins { + pins =3D "gpio62"; + function =3D "cci_i2c_scl"; + drive-strength =3D <2>; + bias-pull-up =3D <2200>; + }; + }; + + cci2_0_sleep: cci2-0-sleep-state { + sda-pins { + pins =3D "gpio61"; + function =3D "cci_i2c_sda"; + drive-strength =3D <2>; + bias-pull-down; + }; + + scl-pins { + pins =3D "gpio62"; + function =3D "cci_i2c_scl"; + drive-strength =3D <2>; + bias-pull-down; + }; + }; + + cci2_1_default: cci2-1-default-state { + sda-pins { + pins =3D "gpio54"; + function =3D "cci_i2c_sda"; + drive-strength =3D <2>; + bias-pull-up =3D <2200>; + }; + + scl-pins { + pins =3D "gpio55"; + function =3D "cci_i2c_scl"; + drive-strength =3D <2>; + bias-pull-up =3D <2200>; + }; + }; + + cci2_1_sleep: cci2-1-sleep-state { + sda-pins { + pins =3D "gpio54"; + function =3D "cci_i2c_sda"; + drive-strength =3D <2>; + bias-pull-down; + }; + + scl-pins { + pins =3D "gpio55"; + function =3D "cci_i2c_scl"; + drive-strength =3D <2>; + bias-pull-down; + }; + }; + hs0_mi2s_active: hs0-mi2s-active-state { pins =3D "gpio106", "gpio107", "gpio108", "gpio109"; function =3D "hs0_mi2s"; --=20 2.34.1 From nobody Fri Dec 19 20:38:15 2025 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id D1DEA2F25F2; Tue, 16 Dec 2025 06:23:14 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1765866205; cv=none; b=tka76Ofhcw8WY2f5/+jfc7Fvh+AQgoZ0hDqTvTwotCXGY1Hb6TdbviDjRxB/x8WtGJvmT5YS34FinGitZV7Te+kL7H00RSQj7/naHV80dIZflu1ukVPr0VJ7U9HnQSDTqtP96Tw9g9ofhFmX7iJjVUqZnFsoqaMAU0xPlkp0pi8= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1765866205; c=relaxed/simple; bh=bvm7Nb9kS/wdMJOxnSXxeaWxjc1ZnTPFJiI7nyOAHRk=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=BWTXLjZTNvo0zM6DPEm6i93Gi+CkPtSJ4ZeO3de/fR1mWYsG/VD0SO+AasCu6BSVptlCvt7OmkL/LZD255jPmPIkvCBVolQ1VRhS9RsDqZfpeIkNR4c5aW7FX8d11VneibJa8Zw4Rpvv8kFr/1tdZvUg7MjN2c0qIWhTpNRbeQw= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com; spf=pass smtp.mailfrom=quicinc.com; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b=B/POJeVL; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=quicinc.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b="B/POJeVL" Received: from pps.filterd (m0279864.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 5BG65Pns4174108; Tue, 16 Dec 2025 06:23:01 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= TDn8E5SZH3haG+EaPJnzeVYGaSLQewkEDM55mF67Wt0=; b=B/POJeVL4Ajb1tNL W9lcWXc6l2yWgQJelk4j07TxMHAZQCIQEHgO1PqTuyd4ZRkzSd7p61F+d5XwHKxg oFT9Ss67Fwul2EBBlVYyH2wzl1I2F2cdZo2ZeP/caRdI9qU+6jdFIZ777EWEUXoS 1FjmqOEY1msB2lT+b5uukYrPocOEu+ZarBMlR1TldoXqnKvLYBKpZ4ilJvNvAefV IgB7sWMaJx/ON+5Rr4BGkFI6Bfx6zq7VULJ+tnxhiPKNMEoerLYyqHM2Dpu9ollq 0Tw+WSLQcF9k2hKL0aDr1weIOEkFN9w78nmTl7GbzIiFpXwHEBxb8SJRh9YzhZeR YUQatQ== Received: from nalasppmta03.qualcomm.com (Global_NAT1.qualcomm.com [129.46.96.20]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4b2ks03128-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Tue, 16 Dec 2025 06:23:01 +0000 (GMT) Received: from nalasex01c.na.qualcomm.com (nalasex01c.na.qualcomm.com [10.47.97.35]) by NALASPPMTA03.qualcomm.com (8.18.1.2/8.18.1.2) with ESMTPS id 5BG6N0io006345 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Tue, 16 Dec 2025 06:23:00 GMT Received: from hu-nihalkum-hyd.qualcomm.com (10.80.80.8) by nalasex01c.na.qualcomm.com (10.47.97.35) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.17; Mon, 15 Dec 2025 22:22:55 -0800 From: Nihal Kumar Gupta To: , , , , , , , , , , CC: , , , , , Subject: [PATCH v7 3/5] arm64: dts: qcom: monaco: Add camera MCLK pinctrl Date: Tue, 16 Dec 2025 11:52:21 +0530 Message-ID: <20251216062223.2474216-4-quic_nihalkum@quicinc.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20251216062223.2474216-1-quic_nihalkum@quicinc.com> References: <20251216062223.2474216-1-quic_nihalkum@quicinc.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-ClientProxiedBy: nasanex01a.na.qualcomm.com (10.52.223.231) To nalasex01c.na.qualcomm.com (10.47.97.35) X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-ORIG-GUID: dYDLD-P3gjbFYBgOwMe2OcwIABh21Mkb X-Authority-Analysis: v=2.4 cv=eZcwvrEH c=1 sm=1 tr=0 ts=6940fac5 cx=c_pps a=ouPCqIW2jiPt+lZRy3xVPw==:117 a=ouPCqIW2jiPt+lZRy3xVPw==:17 a=GEpy-HfZoHoA:10 a=wP3pNCr1ah4A:10 a=VkNPw1HP01LnGYTKEx00:22 a=COk6AnOGAAAA:8 a=6Pri4IUzgJ4UHTSCBaEA:9 a=TjNXssC_j7lpFel5tvFf:22 X-Proofpoint-GUID: dYDLD-P3gjbFYBgOwMe2OcwIABh21Mkb X-Proofpoint-Spam-Details-Enc: AW1haW4tMjUxMjE2MDA1MCBTYWx0ZWRfX6CFFgsrB2xPE nRL+jBo0TQQlnz6n8HtVLrTp0BaLTqix7g8wMBPBhAaNkNjYRXlmqf+MIvnlHDBSKWX/At+nHk+ jDlHkKtkq00UyLjmCzGHuIxcmEFDYgM0hGaOQa2tx8uPtkHZQsvOwfc4OhoX3CBko3CFD6YkS7S SIA3vC35reApIHeeTmqLQBPN8eJWu5UcbQpdhKkJPrmkXYupDege3pCUaJgVtr8kvDg8kBtT7Ut ANWBRXacQEhGh3dqP3NHSwFyKrWUuiVqeL8Qe310V4G2LfU6lxm4ioLRoovRIBFGqyuDDUiYj/P A03IB98cH7N6P5oWk7fwHMFq3QBNurDhlreIBs/k3+Pwi3sumvAKOshwsk/aQQ0ayKV27c7jqll EnvY1VnYAb8K7U5pZKfI56YpIOPbfQ== X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1121,Hydra:6.1.9,FMLib:17.12.100.49 definitions=2025-12-16_01,2025-12-15_03,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 malwarescore=0 impostorscore=0 adultscore=0 bulkscore=0 clxscore=1015 spamscore=0 phishscore=0 priorityscore=1501 suspectscore=0 lowpriorityscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2510240001 definitions=main-2512160050 Content-Type: text/plain; charset="utf-8" Define pinctrl definitions to enable camera master clocks on Monaco. Signed-off-by: Nihal Kumar Gupta Signed-off-by: Vikram Sharma Reviewed-by: Konrad Dybcio Reviewed-by: Vladimir Zapolskiy --- arch/arm64/boot/dts/qcom/monaco.dtsi | 21 +++++++++++++++++++++ 1 file changed, 21 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/monaco.dtsi b/arch/arm64/boot/dts/qco= m/monaco.dtsi index 4b2d8a449b00..ace09239d167 100644 --- a/arch/arm64/boot/dts/qcom/monaco.dtsi +++ b/arch/arm64/boot/dts/qcom/monaco.dtsi @@ -5182,6 +5182,27 @@ tlmm: pinctrl@f100000 { #interrupt-cells =3D <2>; wakeup-parent =3D <&pdc>; =20 + cam0_default: cam0-default-state { + pins =3D "gpio67"; + function =3D "cam_mclk"; + drive-strength =3D <2>; + bias-disable; + }; + + cam1_default: cam1-default-state { + pins =3D "gpio68"; + function =3D "cam_mclk"; + drive-strength =3D <2>; + bias-disable; + }; + + cam2_default: cam2-default-state { + pins =3D "gpio69"; + function =3D "cam_mclk"; + drive-strength =3D <2>; + bias-disable; + }; + cci0_0_default: cci0-0-default-state { sda-pins { pins =3D "gpio57"; --=20 2.34.1 From nobody Fri Dec 19 20:38:15 2025 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id BAE3533891D; Tue, 16 Dec 2025 06:23:19 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1765866206; cv=none; b=rzV2OBNHYk4ahml9C0ALNBVBB+IOZqQQSv7UXxNTg6zQHyhq4Uj+NPrjV3m6i/qBow1N4heMKYYlxWulBHRWv1oKm8/yWV6/0yhCIeXUoVtTi+aof99Ehz/f+FOAHSwYNPIT+jABIC0Y8L1lHMJIquidDMg0zF916BB3yXu4ieU= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1765866206; c=relaxed/simple; bh=/jSR5X6pJkrTiLZ3kikh4GR4NwhQEt1xHLoqaLfWnRY=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=JJYR3Fi2fDNGlvJhFe4x98zi6NhAe1Rf5REnvFjNYzUPjp9pxECeg7BDYzd6jYaTShY51uKYURvLqTKNtG6wGx08aFfm1LUXUoDCW6mhJDNlsWvjOtCWBYqJkoTh8t9Vcio57+prXxNvpxqo8FQdxT21of7+VImfrfu9/xOjMOk= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com; spf=pass smtp.mailfrom=quicinc.com; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b=j5AjrA0E; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=quicinc.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b="j5AjrA0E" Received: from pps.filterd (m0279869.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 5BG2RDaO1824278; Tue, 16 Dec 2025 06:23:07 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= nspwd7WlBUO/P7YewdIeHXWHPfs5NkV52dLXwfveBSs=; b=j5AjrA0EdoloEfGr 9GZLG4xUjSkIZzibg4HhX7sUPqQBbaA5mBSrHcOuuvPKgG+f1b5s3jZL84W+jAW8 efQ76dXqSmrMovaJbQJ8R7K+RGep61Phz+qpk1BTSSuv+IjB3GLrBa4+MwfpNldr Hq590fnYhxqKnZDKhUx7DALgE0z/FtD+yqKbVcPY2rRg9RVMWJTwNv10lnS9Scoi sYwmP5uMUoE1hfNdxlHfGKUMuhEcW05u3F3eZW+frf+zLUy6M7tKyV1O5q5zP79l 6L/akASjCucgcX0RWnJXg5LxcsMrW89dMums8FySz+LzKzv87MVJdrvWLyPUsu97 UFogTw== Received: from nalasppmta01.qualcomm.com (Global_NAT1.qualcomm.com [129.46.96.20]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4b2p4f2dka-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Tue, 16 Dec 2025 06:23:06 +0000 (GMT) Received: from nalasex01c.na.qualcomm.com (nalasex01c.na.qualcomm.com [10.47.97.35]) by NALASPPMTA01.qualcomm.com (8.18.1.2/8.18.1.2) with ESMTPS id 5BG6N505023331 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Tue, 16 Dec 2025 06:23:05 GMT Received: from hu-nihalkum-hyd.qualcomm.com (10.80.80.8) by nalasex01c.na.qualcomm.com (10.47.97.35) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.17; Mon, 15 Dec 2025 22:23:00 -0800 From: Nihal Kumar Gupta To: , , , , , , , , , , CC: , , , , , Subject: [PATCH v7 4/5] arm64: dts: qcom: monaco-evk: Add camera AVDD regulators Date: Tue, 16 Dec 2025 11:52:22 +0530 Message-ID: <20251216062223.2474216-5-quic_nihalkum@quicinc.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20251216062223.2474216-1-quic_nihalkum@quicinc.com> References: <20251216062223.2474216-1-quic_nihalkum@quicinc.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-ClientProxiedBy: nasanex01a.na.qualcomm.com (10.52.223.231) To nalasex01c.na.qualcomm.com (10.47.97.35) X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-GUID: h2q2A4dvoCDlc8Mlm9o2E7Y0dYgMuas0 X-Authority-Analysis: v=2.4 cv=OK8qHCaB c=1 sm=1 tr=0 ts=6940faca cx=c_pps a=ouPCqIW2jiPt+lZRy3xVPw==:117 a=ouPCqIW2jiPt+lZRy3xVPw==:17 a=GEpy-HfZoHoA:10 a=wP3pNCr1ah4A:10 a=VkNPw1HP01LnGYTKEx00:22 a=COk6AnOGAAAA:8 a=KSpx70hPW1lZ7Xonwr0A:9 a=TjNXssC_j7lpFel5tvFf:22 X-Proofpoint-ORIG-GUID: h2q2A4dvoCDlc8Mlm9o2E7Y0dYgMuas0 X-Proofpoint-Spam-Details-Enc: AW1haW4tMjUxMjE2MDA1MCBTYWx0ZWRfX9zJYmY1qoJvg DgFGZliWKdRTZXQh2pBqgbSqpsdv/dnhrnwPX7QjRdjqMBAouH/yisttsFK8Fm7qNpRmeuCkikF 0Z5FjdoRYKCF8dFwqLmXdg5G0OuWI6LrEQeV5Zac3aBQ6CKVs+wprnZSOwRZCu/5yDZ75KvSngy wzleN+XWyP0OtqeWWUgARYQ+iN9LxTtAYzOWbF9pUjVJImqAcvGVM9R9dNZ39mh9h8RpVbvXLuF 1vrVseEXMQFGMrorCkAmnTVfgBEwlyw0sQ/DFyXcnJPu9n4VRGsgo3wJSAt9hERg8T+3Cpsgkz2 cX6NIyWxcoWiwbre03yToQO19Exr+UVoIcawdcJAzNpkZiK4V5EyooHxeP63VBnk3eYTKc+zM5Z ZzaMkc5xESDQNclGiwA0l/WGQClTPA== X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1121,Hydra:6.1.9,FMLib:17.12.100.49 definitions=2025-12-16_01,2025-12-15_03,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 priorityscore=1501 adultscore=0 malwarescore=0 suspectscore=0 lowpriorityscore=0 phishscore=0 impostorscore=0 clxscore=1015 bulkscore=0 spamscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2510240001 definitions=main-2512160050 Content-Type: text/plain; charset="utf-8" Define three fixed regulators for camera AVDD rails, each gpio-controlled with corresponding pinctrl definitions. Signed-off-by: Nihal Kumar Gupta Signed-off-by: Vikram Sharma Reviewed-by: Konrad Dybcio --- arch/arm64/boot/dts/qcom/monaco-evk.dts | 51 +++++++++++++++++++++++++ 1 file changed, 51 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/monaco-evk.dts b/arch/arm64/boot/dts/= qcom/monaco-evk.dts index bb35893da73d..75110129fd09 100644 --- a/arch/arm64/boot/dts/qcom/monaco-evk.dts +++ b/arch/arm64/boot/dts/qcom/monaco-evk.dts @@ -76,6 +76,36 @@ platform { }; }; }; + + vreg_cam0_2p8: vreg-cam0-2p8 { + compatible =3D "regulator-fixed"; + regulator-name =3D "vreg_cam0_2p8"; + startup-delay-us =3D <10000>; + enable-active-high; + gpio =3D <&tlmm 73 GPIO_ACTIVE_HIGH>; + pinctrl-0 =3D <&cam0_avdd_2v8_en_default>; + pinctrl-names =3D "default"; + }; + + vreg_cam1_2p8: vreg-cam1-2p8 { + compatible =3D "regulator-fixed"; + regulator-name =3D "vreg_cam1_2p8"; + startup-delay-us =3D <10000>; + enable-active-high; + gpio =3D <&tlmm 74 GPIO_ACTIVE_HIGH>; + pinctrl-0 =3D <&cam1_avdd_2v8_en_default>; + pinctrl-names =3D "default"; + }; + + vreg_cam2_2p8: vreg-cam2-2p8 { + compatible =3D "regulator-fixed"; + regulator-name =3D "vreg_cam2_2p8"; + startup-delay-us =3D <10000>; + enable-active-high; + gpio =3D <&tlmm 75 GPIO_ACTIVE_HIGH>; + pinctrl-0 =3D <&cam2_avdd_2v8_en_default>; + pinctrl-names =3D "default"; + }; }; =20 &apps_rsc { @@ -435,6 +465,27 @@ &serdes0 { }; =20 &tlmm { + cam0_avdd_2v8_en_default: cam0-avdd-2v8-en-state { + pins =3D "gpio73"; + function =3D "gpio"; + drive-strength =3D <2>; + bias-disable; + }; + + cam1_avdd_2v8_en_default: cam1-avdd-2v8-en-state { + pins =3D "gpio74"; + function =3D "gpio"; + drive-strength =3D <2>; + bias-disable; + }; + + cam2_avdd_2v8_en_default: cam2-avdd-2v8-en-state { + pins =3D "gpio75"; + function =3D "gpio"; + drive-strength =3D <2>; + bias-disable; + }; + ethernet0_default: ethernet0-default-state { ethernet0_mdc: ethernet0-mdc-pins { pins =3D "gpio5"; --=20 2.34.1 From nobody Fri Dec 19 20:38:15 2025 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 23E4C339704; Tue, 16 Dec 2025 06:23:23 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1765866211; cv=none; b=uAwpDMoT9M2LpjLs364itY0fdBfizCL0Oy+KAw7QFvVl2a8HgIQJSObRijAIARe8T8+KEGUyMz/u26LL951DdR0S2jU3pbzf9K+Ym1WOqBf5F3bC1ddpP4R+1YJLdVuJvWUPQC8GLpU0nh41uRxXF0a5E9XJDmXXz6+Qs6ilZa4= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1765866211; c=relaxed/simple; bh=KXS37YyjXwGyVwcElhqkoHcS6uGn7C+PEeY0ctOiyZM=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=GWJ0Gs7qlUHBDG0URfrmrmZm7Snw6XKEQTegvg6boWop4/5agmB39ok/p/NAlAe/dbMEh8XO86DGg4RrJPXRA67ErhUZQ5QGtmvR2NY4GxBm5+Uby9nyzKOgKREz1LiknbFK6CGm8enkqtCGPI4SheYll+VoQasfzKi9q8Y8UdE= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com; spf=pass smtp.mailfrom=quicinc.com; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b=fiUth0hs; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=quicinc.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b="fiUth0hs" Received: from pps.filterd (m0279863.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 5BG47nmU366854; Tue, 16 Dec 2025 06:23:13 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= 2HjJrGjhfs07c73fKTkfOQ/NGQqBB4D5WunMQYV/3Eg=; b=fiUth0hswedBK2d4 rLxGQUjO7OYbWzojh+mMKCrriWtfiHSUIRb52cS33wVqRRAlD1f1C6dNkPNc01jG l4arnmwnFWsJso8O2MmObQB/2Tr/OKP+Mx1V7KibaeY9PZ/9fCNpkQxt1hpY/5MA /oNObV14N4uWmFB2IOjrHBpweAhl+SEY8jBccF+KxWOFwpk0sIh2xVxc+68REdlp 7D8cbYnBCHMJGjs1bJaVVDxzV3GvSigDZuiF5FL+gIETFuyXJn5G9T1NSUSYZyzR 4PT2w5tfqan815ncdcjkuGCeNblnXWTRpzViO2E/4p5ivclTzcafxreFyL2zVVwZ TsZorw== Received: from nalasppmta03.qualcomm.com (Global_NAT1.qualcomm.com [129.46.96.20]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4b2j1c3d6h-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Tue, 16 Dec 2025 06:23:12 +0000 (GMT) Received: from nalasex01c.na.qualcomm.com (nalasex01c.na.qualcomm.com [10.47.97.35]) by NALASPPMTA03.qualcomm.com (8.18.1.2/8.18.1.2) with ESMTPS id 5BG6NBPu006817 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Tue, 16 Dec 2025 06:23:11 GMT Received: from hu-nihalkum-hyd.qualcomm.com (10.80.80.8) by nalasex01c.na.qualcomm.com (10.47.97.35) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.17; Mon, 15 Dec 2025 22:23:05 -0800 From: Nihal Kumar Gupta To: , , , , , , , , , , CC: , , , , , , Ravi Shankar , Vishal Verma , Vladimir Zapolskiy Subject: [PATCH v7 5/5] arm64: dts: qcom: monaco-evk-camera: Add DT overlay Date: Tue, 16 Dec 2025 11:52:23 +0530 Message-ID: <20251216062223.2474216-6-quic_nihalkum@quicinc.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20251216062223.2474216-1-quic_nihalkum@quicinc.com> References: <20251216062223.2474216-1-quic_nihalkum@quicinc.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-ClientProxiedBy: nasanex01a.na.qualcomm.com (10.52.223.231) To nalasex01c.na.qualcomm.com (10.47.97.35) X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-Spam-Details-Enc: AW1haW4tMjUxMjE2MDA1MCBTYWx0ZWRfXxj7pSTvFbkGF /gDkiMgb1InQQ9RfrpBHg66yaJmXiu5BbW1GwotzxCyMGM/WULQ/wXLfWUa+4bTj7DYddAFqZit DwW5Q3FwNYe4/E/rAtV8Cxh2WylBl4S2J+9+ChlpIFRdXa8YjceLSEYlaioMPOeyCpw1J2iDjjG 1vnZKqqlFyuxABgWR93rEe/89SdYVHAJ4bqBgQFpbpusqWBeRLUYZCKecJDFNR6tbJZUpFIQhKQ wuY2XSmytJnlMEO9kJ3BBMPTREotV2wSM5FJAg5GgPYm5T1PBMJ8uPgOZ/mEX4R+DE3fHcN94S4 Qm5JK/g1JpIjZbFJoY6D/jRg5XB1XoJwwpSFTW8LGkuiuIJqBCHkj+gSNm1VKNVr6VUU9J7Cz5b gm5Wud9s7vVaM4qSP4K3soSPXdVQew== X-Proofpoint-GUID: JJdPrIxGELN33m3KaFl7TsKBOlAJn2e_ X-Authority-Analysis: v=2.4 cv=ceLfb3DM c=1 sm=1 tr=0 ts=6940fad0 cx=c_pps a=ouPCqIW2jiPt+lZRy3xVPw==:117 a=ouPCqIW2jiPt+lZRy3xVPw==:17 a=GEpy-HfZoHoA:10 a=wP3pNCr1ah4A:10 a=VkNPw1HP01LnGYTKEx00:22 a=COk6AnOGAAAA:8 a=KKAkSRfTAAAA:8 a=8jGGn9Z0z0XTtIQmd1MA:9 a=TjNXssC_j7lpFel5tvFf:22 a=cvBusfyB2V15izCimMoJ:22 X-Proofpoint-ORIG-GUID: JJdPrIxGELN33m3KaFl7TsKBOlAJn2e_ X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1121,Hydra:6.1.9,FMLib:17.12.100.49 definitions=2025-12-16_01,2025-12-15_03,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 suspectscore=0 impostorscore=0 clxscore=1015 phishscore=0 priorityscore=1501 adultscore=0 bulkscore=0 lowpriorityscore=0 malwarescore=0 spamscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2510240001 definitions=main-2512160050 Content-Type: text/plain; charset="utf-8" Monaco EVK board does not include a camera sensor in its default hardware configuration. Introducing a device tree overlay to support optional integration of the IMX577 sensor via CSIPHY1. Camera reset is handled through an I2C expander, and power is enabled via TLMM GPIO74. An example media-ctl pipeline for the imx577 is: media-ctl --reset media-ctl -V '"imx577 3-001a":0[fmt:SRGGB10/4056x3040 field:none]' media-ctl -V '"msm_csiphy1":0[fmt:SRGGB10/4056x3040]' media-ctl -V '"msm_csid0":0[fmt:SRGGB10/4056x3040]' media-ctl -V '"msm_vfe0_rdi0":0[fmt:SRGGB10/4056x3040]' media-ctl -l '"msm_csiphy1":1->"msm_csid0":0[1]' media-ctl -l '"msm_csid0":1->"msm_vfe0_rdi0":0[1]' yavta -B capture-mplane -c -I -n 5 -f SRGGB10P -s 4056x3040 -F /dev/video1 Signed-off-by: Nihal Kumar Gupta Co-developed-by: Ravi Shankar Signed-off-by: Ravi Shankar Co-developed-by: Vishal Verma Signed-off-by: Vishal Verma Signed-off-by: Vikram Sharma Reviewed-by: Vladimir Zapolskiy Reviewed-by: Bryan O'Donoghue --- arch/arm64/boot/dts/qcom/Makefile | 4 ++ .../dts/qcom/monaco-evk-camera-imx577.dtso | 67 +++++++++++++++++++ 2 files changed, 71 insertions(+) create mode 100644 arch/arm64/boot/dts/qcom/monaco-evk-camera-imx577.dtso diff --git a/arch/arm64/boot/dts/qcom/Makefile b/arch/arm64/boot/dts/qcom/M= akefile index 6f34d5ed331c..b1ba182a0d8d 100644 --- a/arch/arm64/boot/dts/qcom/Makefile +++ b/arch/arm64/boot/dts/qcom/Makefile @@ -38,6 +38,10 @@ lemans-evk-camera-dtbs :=3D lemans-evk.dtb lemans-evk-ca= mera.dtbo dtb-$(CONFIG_ARCH_QCOM) +=3D lemans-evk-camera-csi1-imx577.dtb dtb-$(CONFIG_ARCH_QCOM) +=3D lemans-evk-camera.dtb dtb-$(CONFIG_ARCH_QCOM) +=3D monaco-evk.dtb + +monaco-evk-camera-imx577-dtbs :=3D monaco-evk.dtb monaco-evk-camera-imx577= .dtbo +dtb-$(CONFIG_ARCH_QCOM) +=3D monaco-evk-camera-imx577.dtb + dtb-$(CONFIG_ARCH_QCOM) +=3D msm8216-samsung-fortuna3g.dtb dtb-$(CONFIG_ARCH_QCOM) +=3D msm8916-acer-a1-724.dtb dtb-$(CONFIG_ARCH_QCOM) +=3D msm8916-alcatel-idol347.dtb diff --git a/arch/arm64/boot/dts/qcom/monaco-evk-camera-imx577.dtso b/arch/= arm64/boot/dts/qcom/monaco-evk-camera-imx577.dtso new file mode 100644 index 000000000000..351eb5ee70ba --- /dev/null +++ b/arch/arm64/boot/dts/qcom/monaco-evk-camera-imx577.dtso @@ -0,0 +1,67 @@ +// SPDX-License-Identifier: BSD-3-Clause +/* + * Copyright (c) Qualcomm Technologies, Inc. and/or its subsidiaries. + */ + +/dts-v1/; +/plugin/; + +#include +#include + +&camss { + vdda-phy-supply =3D <&vreg_l4a>; + vdda-pll-supply =3D <&vreg_l5a>; + + status =3D "okay"; + + ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@1 { + reg =3D <1>; + + csiphy1_ep: endpoint { + clock-lanes =3D <7>; + data-lanes =3D <0 1 2 3>; + remote-endpoint =3D <&imx577_ep1>; + }; + }; + }; +}; + +&cci1 { + pinctrl-0 =3D <&cci1_0_default>; + pinctrl-1 =3D <&cci1_0_sleep>; + + status =3D "okay"; +}; + +&cci1_i2c0 { + #address-cells =3D <1>; + #size-cells =3D <0>; + + camera@1a { + compatible =3D "sony,imx577"; + reg =3D <0x1a>; + + reset-gpios =3D <&expander2 1 GPIO_ACTIVE_LOW>; + pinctrl-0 =3D <&cam1_default>; + pinctrl-names =3D "default"; + + clocks =3D <&camcc CAM_CC_MCLK1_CLK>; + assigned-clocks =3D <&camcc CAM_CC_MCLK1_CLK>; + assigned-clock-rates =3D <24000000>; + + avdd-supply =3D <&vreg_cam1_2p8>; + + port { + imx577_ep1: endpoint { + link-frequencies =3D /bits/ 64 <600000000>; + data-lanes =3D <0 1 2 3>; + remote-endpoint =3D <&csiphy1_ep>; + }; + }; + }; +}; --=20 2.34.1