From nobody Fri Dec 19 07:18:04 2025 Received: from mail-pl1-f181.google.com (mail-pl1-f181.google.com [209.85.214.181]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id D8FFA3BE552 for ; Tue, 16 Dec 2025 13:34:16 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.214.181 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1765892059; cv=none; b=iXS69JwjRgU/0RXHDKiy/J6m/3jqPeHxRamXzPDpnpNeXJp0pGAIqimu7bceqKCJXninmRHM14GQArlS9hBE51egbnAcXNEG+5TQmaD3jC2EUnLH0ZNs0fJrfwu257c5zwZtzqeaQ8CcZZfPWP3K6jNUCf8svaHI1zzs0MPnE5w= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1765892059; c=relaxed/simple; bh=nYqDa0MT2EF7ddsZiIeHAdn1cpNK+emDKQZ73kLQ9w0=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=oj5xzvDFZVCZBBgaja5i0Khgr9aOXbH/8uEcOGpT56pY8A6iGcViDbRKcILh5/iRpDC/8oRr/AVn3vX8rexBTmel/4vX5dTcPgljB3OkrCpPuILPHTOYFMOWUQbJmiDSnBd4VZUoUJZqh16X0nVmTccHnvArc9iKia2DOXYPmXE= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=riscstar.com; spf=pass smtp.mailfrom=riscstar.com; dkim=pass (2048-bit key) header.d=riscstar-com.20230601.gappssmtp.com header.i=@riscstar-com.20230601.gappssmtp.com header.b=FoDsoDhV; arc=none smtp.client-ip=209.85.214.181 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=riscstar.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=riscstar.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=riscstar-com.20230601.gappssmtp.com header.i=@riscstar-com.20230601.gappssmtp.com header.b="FoDsoDhV" Received: by mail-pl1-f181.google.com with SMTP id d9443c01a7336-2a0a33d0585so27258285ad.1 for ; Tue, 16 Dec 2025 05:34:16 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=riscstar-com.20230601.gappssmtp.com; s=20230601; t=1765892056; x=1766496856; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=+qQ3eHhisvmtOWqdlBLmEdp33CsXRSkulBff6gjbNnc=; b=FoDsoDhVZGx/hYCp3yjh4OlSoix0clzT5512NHJs3thvD0wVAjtKbI+mLyP37feCf9 A8cP8AMKe5c8ZmRXfMIsFhESoJUDWk3l9u+8Cs7EOV64CH5CCTgc9iIcdgl1yj1gYqsz pvKZLZT9hegSGTkJXeaKi6z/v3wFoTKRJana4DyeY8biKAxWaXGXcrB1HO13Pp6+wvFT sHHywUWJcIY4rwAQWGHbEqgc8N+ZFlZmZ853QOu39lFmVv80I+dfHVq9a7cH1jq3dsbr v8LQD04D9uG5Oo5aONtrauydWHwISSWBNNpeqk/Nw1dsuqcjqLphqwaFZGDMCsBX/d4+ 7DXg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1765892056; x=1766496856; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=+qQ3eHhisvmtOWqdlBLmEdp33CsXRSkulBff6gjbNnc=; b=OItrJi2hdKTu2FENiG07wq2eaKa5/AvWsOqKiXCgKLtH2Cga5CxxK67/OXqlSml9ub STPqHeIKHaH6ZDZJS3tnGDS0IRCmgwhHTjW2viX+xm/ychF9sz1+82Lq7BdVg8bnL2MU a3FV+nbH6uNUGt7uzJyLndvmKX2WGIAtLV02B6+QIXzaw1TtZO5i+LAlA1AO5oFUhYVJ BDIkdU1EL6DxriQSWUMQKYj4PXBzsPfp6BvPudy7IT3rwadMUlGEGFpqhVLiWqobFz/U baPW3SGmyYQDfQaNUF6XhirVjXNJj/WSU32Y845JNHb2H5MxwO3ckL2FQlpKfKUFmAgY W3Fw== X-Forwarded-Encrypted: i=1; AJvYcCX3a2ocKsLdyKk36rslnnIdXc4X5MfYmp9HhOZgOAh5VniLe/wghaCwfvL6Cu35Jwav8FhQSNUAdkk7ilM=@vger.kernel.org X-Gm-Message-State: AOJu0YxKUqPobjKobxdITdVBkJbdyqeV1YLA23w/CLV+On91tkniTCTH yrQzL2AiaAwC7ZuNZLcPwzMPoSEacjfArPkzn/T0aXy3bz7KpP2aVh9mLAT9GALqDTA= X-Gm-Gg: AY/fxX75neDwBkZb4KKUoE8MOCJ9Sot6jX1BZsYLJWTjjZbx9V+w1l856e0B7RCjCPa vV++srTuQqBx6RbIFqTTs8OplGdDId8Wft/1WsIOhAHsyzpl0pV1oXCPZeRnpFXb1aoCXZr9iIr /A2JAziCJDksg3wdIYH0Aftz4nxtnqN9mXN85n8Pe7VLOQzJwDxXU8vmlb4XF7+3yzw0wQRun+g cnbNcS61vmeetA4czuo2tkhRYeM/KTCkrJUsZHw/punI13NlZWKpGyJ4BeDXSJ5OCXb6iho2Ia6 QqsG+H+ApXD9/GhnJgB12f+pFMT3f94TLRNQox/Hw8nWihb4EdhZA5ufnK2bkueCURCVXrLhRJ5 tLd8VRtuobHh+KDfhYt7VBX3Bbeb3lltfbixNhs3HzXNi08s+jdsVSMLCB8D38wr6EMw0dEKnZu HI9+vLTNI8N7RJBLz33/JNyWN0zKwVyFvTJvS4bsdtTA== X-Google-Smtp-Source: AGHT+IEeOBOd3s5RHNSYePxmYi+3w5U0r2lvSZOjKCgBznCRlzMR+LVjww93EvvVn9vTLNkucmTX5A== X-Received: by 2002:a17:903:4b27:b0:295:ceaf:8d76 with SMTP id d9443c01a7336-29f2435b8d6mr145169125ad.47.1765892056026; Tue, 16 Dec 2025 05:34:16 -0800 (PST) Received: from [127.0.1.1] ([2a12:a305:4::4029]) by smtp.gmail.com with ESMTPSA id d9443c01a7336-2a14625add8sm15829525ad.61.2025.12.16.05.34.05 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 16 Dec 2025 05:34:15 -0800 (PST) From: Guodong Xu Date: Tue, 16 Dec 2025 21:32:31 +0800 Subject: [PATCH 7/8] riscv: dts: spacemit: add initial device tree of SpacemiT K3 SoC Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20251216-k3-basic-dt-v1-7-a0d256c9dc92@riscstar.com> References: <20251216-k3-basic-dt-v1-0-a0d256c9dc92@riscstar.com> In-Reply-To: <20251216-k3-basic-dt-v1-0-a0d256c9dc92@riscstar.com> To: Rob Herring , Krzysztof Kozlowski , Conor Dooley , Paul Walmsley , Palmer Dabbelt , Albert Ou , Alexandre Ghiti , Yixun Lan , Daniel Lezcano , Thomas Gleixner , Samuel Holland , Anup Patel , Greg Kroah-Hartman , Jiri Slaby , Lubomir Rintel , Yangyu Chen Cc: Paul Walmsley , Palmer Dabbelt , Conor Dooley , Heinrich Schuchardt , Kevin Meng Zhang , devicetree@vger.kernel.org, linux-riscv@lists.infradead.org, linux-kernel@vger.kernel.org, spacemit@lists.linux.dev, linux-serial@vger.kernel.org, Guodong Xu X-Mailer: b4 0.14.2 SpacemiT K3 is equipped with 8 X100 cores, which are RVA23 compliant. Add nodes of uarts, timer and interrupt-controllers. Signed-off-by: Guodong Xu --- arch/riscv/boot/dts/spacemit/k3.dtsi | 529 +++++++++++++++++++++++++++++++= ++++ 1 file changed, 529 insertions(+) diff --git a/arch/riscv/boot/dts/spacemit/k3.dtsi b/arch/riscv/boot/dts/spa= cemit/k3.dtsi new file mode 100644 index 0000000000000000000000000000000000000000..cb27b790716fdd6dc2bc89c28dd= 2588a596a5af9 --- /dev/null +++ b/arch/riscv/boot/dts/spacemit/k3.dtsi @@ -0,0 +1,529 @@ +// SPDX-License-Identifier: (GPL-2.0 OR MIT) +/* + * Copyright (c) 2025 SpacemiT (Hangzhou) Technology Co. Ltd + * Copyright (c) 2025 Guodong Xu + */ + +#include + +/dts-v1/; + +/ { + #address-cells =3D <2>; + #size-cells =3D <2>; + model =3D "SpacemiT K3"; + compatible =3D "spacemit,k3"; + + aliases { + serial0 =3D &uart0; + serial2 =3D &uart2; + serial3 =3D &uart3; + serial4 =3D &uart4; + serial5 =3D &uart5; + serial6 =3D &uart6; + serial7 =3D &uart7; + serial8 =3D &uart8; + serial9 =3D &uart9; + serial10 =3D &uart10; + }; + + cpus: cpus { + #address-cells =3D <1>; + #size-cells =3D <0>; + timebase-frequency =3D <24000000>; + + cpu_0: cpu@0 { + compatible =3D "spacemit,x100", "riscv"; + device_type =3D "cpu"; + reg =3D <0>; + riscv,isa-base =3D "rv64i"; + riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", "v", "h", + "smaia", "smstateen", "ssaia", "sscofpmf", + "ssnpm", "sstc", "svade", "svinval", "svnapot", + "svpbmt", "zawrs", "zba", "zbb", "zbc", "zbs", + "zca", "zcb", "zcd", "zcmop", "zfa", "zfbfmin", + "zfh", "zfhmin", "zicbom", "zicbop", "zicboz", + "zicntr", "zicond", "zicsr", "zifencei", + "zihintntl", "zihintpause", "zihpm", "zimop", + "zkt", "zvbb", "zvbc", "zvfbfmin", "zvfbfwma", + "zvfh", "zvfhmin", "zvkb", "zvkg", "zvkn", + "zvknc", "zvkned", "zvkng", "zvknha", + "zvknhb", "zvks", "zvksc", "zvksed", + "zvksg", "zvksh", "zvkt"; + riscv,cbom-block-size =3D <64>; + riscv,cbop-block-size =3D <64>; + riscv,cboz-block-size =3D <64>; + i-cache-block-size =3D <64>; + i-cache-size =3D <65536>; + i-cache-sets =3D <256>; + d-cache-block-size =3D <64>; + d-cache-size =3D <65536>; + d-cache-sets =3D <256>; + next-level-cache =3D <&l2_cache0>; + mmu-type =3D "riscv,sv39"; + + cpu0_intc: interrupt-controller { + compatible =3D "riscv,cpu-intc"; + #interrupt-cells =3D <1>; + interrupt-controller; + }; + }; + + cpu_1: cpu@1 { + compatible =3D "spacemit,x100", "riscv"; + device_type =3D "cpu"; + reg =3D <1>; + riscv,isa-base =3D "rv64i"; + riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", "v", "h", + "smaia", "smstateen", "ssaia", "sscofpmf", + "ssnpm", "sstc", "svade", "svinval", "svnapot", + "svpbmt", "zawrs", "zba", "zbb", "zbc", "zbs", + "zca", "zcb", "zcd", "zcmop", "zfa", "zfbfmin", + "zfh", "zfhmin", "zicbom", "zicbop", "zicboz", + "zicntr", "zicond", "zicsr", "zifencei", + "zihintntl", "zihintpause", "zihpm", "zimop", + "zkt", "zvbb", "zvbc", "zvfbfmin", "zvfbfwma", + "zvfh", "zvfhmin", "zvkb", "zvkg", "zvkn", + "zvknc", "zvkned", "zvkng", "zvknha", + "zvknhb", "zvks", "zvksc", "zvksed", + "zvksg", "zvksh", "zvkt"; + riscv,cbom-block-size =3D <64>; + riscv,cbop-block-size =3D <64>; + riscv,cboz-block-size =3D <64>; + i-cache-block-size =3D <64>; + i-cache-size =3D <65536>; + i-cache-sets =3D <256>; + d-cache-block-size =3D <64>; + d-cache-size =3D <65536>; + d-cache-sets =3D <256>; + next-level-cache =3D <&l2_cache0>; + mmu-type =3D "riscv,sv39"; + + cpu1_intc: interrupt-controller { + compatible =3D "riscv,cpu-intc"; + #interrupt-cells =3D <1>; + interrupt-controller; + }; + }; + + cpu_2: cpu@2 { + compatible =3D "spacemit,x100", "riscv"; + device_type =3D "cpu"; + reg =3D <2>; + riscv,isa-base =3D "rv64i"; + riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", "v", "h", + "smaia", "smstateen", "ssaia", "sscofpmf", + "ssnpm", "sstc", "svade", "svinval", "svnapot", + "svpbmt", "zawrs", "zba", "zbb", "zbc", "zbs", + "zca", "zcb", "zcd", "zcmop", "zfa", "zfbfmin", + "zfh", "zfhmin", "zicbom", "zicbop", "zicboz", + "zicntr", "zicond", "zicsr", "zifencei", + "zihintntl", "zihintpause", "zihpm", "zimop", + "zkt", "zvbb", "zvbc", "zvfbfmin", "zvfbfwma", + "zvfh", "zvfhmin", "zvkb", "zvkg", "zvkn", + "zvknc", "zvkned", "zvkng", "zvknha", + "zvknhb", "zvks", "zvksc", "zvksed", + "zvksg", "zvksh", "zvkt"; + riscv,cbom-block-size =3D <64>; + riscv,cbop-block-size =3D <64>; + riscv,cboz-block-size =3D <64>; + i-cache-block-size =3D <64>; + i-cache-size =3D <65536>; + i-cache-sets =3D <256>; + d-cache-block-size =3D <64>; + d-cache-size =3D <65536>; + d-cache-sets =3D <256>; + next-level-cache =3D <&l2_cache0>; + mmu-type =3D "riscv,sv39"; + + cpu2_intc: interrupt-controller { + compatible =3D "riscv,cpu-intc"; + #interrupt-cells =3D <1>; + interrupt-controller; + }; + }; + + cpu_3: cpu@3 { + compatible =3D "spacemit,x100", "riscv"; + device_type =3D "cpu"; + reg =3D <3>; + riscv,isa-base =3D "rv64i"; + riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", "v", "h", + "smaia", "smstateen", "ssaia", "sscofpmf", + "ssnpm", "sstc", "svade", "svinval", "svnapot", + "svpbmt", "zawrs", "zba", "zbb", "zbc", "zbs", + "zca", "zcb", "zcd", "zcmop", "zfa", "zfbfmin", + "zfh", "zfhmin", "zicbom", "zicbop", "zicboz", + "zicntr", "zicond", "zicsr", "zifencei", + "zihintntl", "zihintpause", "zihpm", "zimop", + "zkt", "zvbb", "zvbc", "zvfbfmin", "zvfbfwma", + "zvfh", "zvfhmin", "zvkb", "zvkg", "zvkn", + "zvknc", "zvkned", "zvkng", "zvknha", + "zvknhb", "zvks", "zvksc", "zvksed", + "zvksg", "zvksh", "zvkt"; + riscv,cbom-block-size =3D <64>; + riscv,cbop-block-size =3D <64>; + riscv,cboz-block-size =3D <64>; + i-cache-block-size =3D <64>; + i-cache-size =3D <65536>; + i-cache-sets =3D <256>; + d-cache-block-size =3D <64>; + d-cache-size =3D <65536>; + d-cache-sets =3D <256>; + next-level-cache =3D <&l2_cache0>; + mmu-type =3D "riscv,sv39"; + + cpu3_intc: interrupt-controller { + compatible =3D "riscv,cpu-intc"; + #interrupt-cells =3D <1>; + interrupt-controller; + }; + }; + + cpu_4: cpu@4 { + compatible =3D "spacemit,x100", "riscv"; + device_type =3D "cpu"; + reg =3D <4>; + riscv,isa-base =3D "rv64i"; + riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", "v", "h", + "smaia", "smstateen", "ssaia", "sscofpmf", + "ssnpm", "sstc", "svade", "svinval", "svnapot", + "svpbmt", "zawrs", "zba", "zbb", "zbc", "zbs", + "zca", "zcb", "zcd", "zcmop", "zfa", "zfbfmin", + "zfh", "zfhmin", "zicbom", "zicbop", "zicboz", + "zicntr", "zicond", "zicsr", "zifencei", + "zihintntl", "zihintpause", "zihpm", "zimop", + "zkt", "zvbb", "zvbc", "zvfbfmin", "zvfbfwma", + "zvfh", "zvfhmin", "zvkb", "zvkg", "zvkn", + "zvknc", "zvkned", "zvkng", "zvknha", + "zvknhb", "zvks", "zvksc", "zvksed", + "zvksg", "zvksh", "zvkt"; + riscv,cbom-block-size =3D <64>; + riscv,cbop-block-size =3D <64>; + riscv,cboz-block-size =3D <64>; + i-cache-block-size =3D <64>; + i-cache-size =3D <65536>; + i-cache-sets =3D <256>; + d-cache-block-size =3D <64>; + d-cache-size =3D <65536>; + d-cache-sets =3D <256>; + next-level-cache =3D <&l2_cache1>; + mmu-type =3D "riscv,sv39"; + + cpu4_intc: interrupt-controller { + compatible =3D "riscv,cpu-intc"; + #interrupt-cells =3D <1>; + interrupt-controller; + }; + }; + + cpu_5: cpu@5 { + compatible =3D "spacemit,x100", "riscv"; + device_type =3D "cpu"; + reg =3D <5>; + riscv,isa-base =3D "rv64i"; + riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", "v", "h", + "smaia", "smstateen", "ssaia", "sscofpmf", + "ssnpm", "sstc", "svade", "svinval", "svnapot", + "svpbmt", "zawrs", "zba", "zbb", "zbc", "zbs", + "zca", "zcb", "zcd", "zcmop", "zfa", "zfbfmin", + "zfh", "zfhmin", "zicbom", "zicbop", "zicboz", + "zicntr", "zicond", "zicsr", "zifencei", + "zihintntl", "zihintpause", "zihpm", "zimop", + "zkt", "zvbb", "zvbc", "zvfbfmin", "zvfbfwma", + "zvfh", "zvfhmin", "zvkb", "zvkg", "zvkn", + "zvknc", "zvkned", "zvkng", "zvknha", + "zvknhb", "zvks", "zvksc", "zvksed", + "zvksg", "zvksh", "zvkt"; + riscv,cbom-block-size =3D <64>; + riscv,cbop-block-size =3D <64>; + riscv,cboz-block-size =3D <64>; + i-cache-block-size =3D <64>; + i-cache-size =3D <65536>; + i-cache-sets =3D <256>; + d-cache-block-size =3D <64>; + d-cache-size =3D <65536>; + d-cache-sets =3D <256>; + next-level-cache =3D <&l2_cache1>; + mmu-type =3D "riscv,sv39"; + + cpu5_intc: interrupt-controller { + compatible =3D "riscv,cpu-intc"; + #interrupt-cells =3D <1>; + interrupt-controller; + }; + }; + + cpu_6: cpu@6 { + compatible =3D "spacemit,x100", "riscv"; + device_type =3D "cpu"; + reg =3D <6>; + riscv,isa-base =3D "rv64i"; + riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", "v", "h", + "smaia", "smstateen", "ssaia", "sscofpmf", + "ssnpm", "sstc", "svade", "svinval", "svnapot", + "svpbmt", "zawrs", "zba", "zbb", "zbc", "zbs", + "zca", "zcb", "zcd", "zcmop", "zfa", "zfbfmin", + "zfh", "zfhmin", "zicbom", "zicbop", "zicboz", + "zicntr", "zicond", "zicsr", "zifencei", + "zihintntl", "zihintpause", "zihpm", "zimop", + "zkt", "zvbb", "zvbc", "zvfbfmin", "zvfbfwma", + "zvfh", "zvfhmin", "zvkb", "zvkg", "zvkn", + "zvknc", "zvkned", "zvkng", "zvknha", + "zvknhb", "zvks", "zvksc", "zvksed", + "zvksg", "zvksh", "zvkt"; + riscv,cbom-block-size =3D <64>; + riscv,cbop-block-size =3D <64>; + riscv,cboz-block-size =3D <64>; + i-cache-block-size =3D <64>; + i-cache-size =3D <65536>; + i-cache-sets =3D <256>; + d-cache-block-size =3D <64>; + d-cache-size =3D <65536>; + d-cache-sets =3D <256>; + next-level-cache =3D <&l2_cache1>; + mmu-type =3D "riscv,sv39"; + + cpu6_intc: interrupt-controller { + compatible =3D "riscv,cpu-intc"; + #interrupt-cells =3D <1>; + interrupt-controller; + }; + }; + + cpu_7: cpu@7 { + compatible =3D "spacemit,x100", "riscv"; + device_type =3D "cpu"; + reg =3D <7>; + riscv,isa-base =3D "rv64i"; + riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", "v", "h", + "smaia", "smstateen", "ssaia", "sscofpmf", + "ssnpm", "sstc", "svade", "svinval", "svnapot", + "svpbmt", "zawrs", "zba", "zbb", "zbc", "zbs", + "zca", "zcb", "zcd", "zcmop", "zfa", "zfbfmin", + "zfh", "zfhmin", "zicbom", "zicbop", "zicboz", + "zicntr", "zicond", "zicsr", "zifencei", + "zihintntl", "zihintpause", "zihpm", "zimop", + "zkt", "zvbb", "zvbc", "zvfbfmin", "zvfbfwma", + "zvfh", "zvfhmin", "zvkb", "zvkg", "zvkn", + "zvknc", "zvkned", "zvkng", "zvknha", + "zvknhb", "zvks", "zvksc", "zvksed", + "zvksg", "zvksh", "zvkt"; + riscv,cbom-block-size =3D <64>; + riscv,cbop-block-size =3D <64>; + riscv,cboz-block-size =3D <64>; + i-cache-block-size =3D <64>; + i-cache-size =3D <65536>; + i-cache-sets =3D <256>; + d-cache-block-size =3D <64>; + d-cache-size =3D <65536>; + d-cache-sets =3D <256>; + next-level-cache =3D <&l2_cache1>; + mmu-type =3D "riscv,sv39"; + + cpu7_intc: interrupt-controller { + compatible =3D "riscv,cpu-intc"; + #interrupt-cells =3D <1>; + interrupt-controller; + }; + }; + + l2_cache0: cache-controller-0 { + compatible =3D "cache"; + cache-block-size =3D <64>; + cache-level =3D <2>; + cache-size =3D <4194304>; + cache-sets =3D <4096>; + cache-unified; + }; + + l2_cache1: cache-controller-1 { + compatible =3D "cache"; + cache-block-size =3D <64>; + cache-level =3D <2>; + cache-size =3D <4194304>; + cache-sets =3D <4096>; + cache-unified; + }; + + cpu-map { + cluster0 { + core0 { + cpu =3D <&cpu_0>; + }; + core1 { + cpu =3D <&cpu_1>; + }; + core2 { + cpu =3D <&cpu_2>; + }; + core3 { + cpu =3D <&cpu_3>; + }; + }; + + cluster1 { + core0 { + cpu =3D <&cpu_4>; + }; + core1 { + cpu =3D <&cpu_5>; + }; + core2 { + cpu =3D <&cpu_6>; + }; + core3 { + cpu =3D <&cpu_7>; + }; + }; + }; + }; + + soc: soc { + compatible =3D "simple-bus"; + interrupt-parent =3D <&saplic>; + #address-cells =3D <2>; + #size-cells =3D <2>; + dma-noncoherent; + ranges; + + uart0: serial@d4017000 { + compatible =3D "spacemit,k3-uart", "intel,xscale-uart"; + reg =3D <0x0 0xd4017000 0x0 0x100>; + reg-shift =3D <2>; + reg-io-width =3D <4>; + clock-frequency =3D <14700000>; + interrupts =3D <42 IRQ_TYPE_LEVEL_HIGH>; + status =3D "disabled"; + }; + + uart2: serial@d4017100 { + compatible =3D "spacemit,k3-uart", "intel,xscale-uart"; + reg =3D <0x0 0xd4017100 0x0 0x100>; + reg-shift =3D <2>; + reg-io-width =3D <4>; + clock-frequency =3D <14700000>; + interrupts =3D <44 IRQ_TYPE_LEVEL_HIGH>; + status =3D "disabled"; + }; + + uart3: serial@d4017200 { + compatible =3D "spacemit,k3-uart", "intel,xscale-uart"; + reg =3D <0x0 0xd4017200 0x0 0x100>; + reg-shift =3D <2>; + reg-io-width =3D <4>; + clock-frequency =3D <14700000>; + interrupts =3D <45 IRQ_TYPE_LEVEL_HIGH>; + status =3D "disabled"; + }; + + uart4: serial@d4017300 { + compatible =3D "spacemit,k3-uart", "intel,xscale-uart"; + reg =3D <0x0 0xd4017300 0x0 0x100>; + reg-shift =3D <2>; + reg-io-width =3D <4>; + clock-frequency =3D <14700000>; + interrupts =3D <46 IRQ_TYPE_LEVEL_HIGH>; + status =3D "disabled"; + }; + + uart5: serial@d4017400 { + compatible =3D "spacemit,k3-uart", "intel,xscale-uart"; + reg =3D <0x0 0xd4017400 0x0 0x100>; + reg-shift =3D <2>; + reg-io-width =3D <4>; + clock-frequency =3D <14700000>; + interrupts =3D <47 IRQ_TYPE_LEVEL_HIGH>; + status =3D "disabled"; + }; + + uart6: serial@d4017500 { + compatible =3D "spacemit,k3-uart", "intel,xscale-uart"; + reg =3D <0x0 0xd4017500 0x0 0x100>; + reg-shift =3D <2>; + reg-io-width =3D <4>; + clock-frequency =3D <14700000>; + interrupts =3D <48 IRQ_TYPE_LEVEL_HIGH>; + status =3D "disabled"; + }; + + uart7: serial@d4017600 { + compatible =3D "spacemit,k3-uart", "intel,xscale-uart"; + reg =3D <0x0 0xd4017600 0x0 0x100>; + reg-shift =3D <2>; + reg-io-width =3D <4>; + clock-frequency =3D <14700000>; + interrupts =3D <49 IRQ_TYPE_LEVEL_HIGH>; + status =3D "disabled"; + }; + + uart8: serial@d4017700 { + compatible =3D "spacemit,k3-uart", "intel,xscale-uart"; + reg =3D <0x0 0xd4017700 0x0 0x100>; + reg-shift =3D <2>; + reg-io-width =3D <4>; + clock-frequency =3D <14700000>; + interrupts =3D <50 IRQ_TYPE_LEVEL_HIGH>; + status =3D "disabled"; + }; + + uart9: serial@d4017800 { + compatible =3D "spacemit,k3-uart", "intel,xscale-uart"; + reg =3D <0x0 0xd4017800 0x0 0x100>; + reg-shift =3D <2>; + reg-io-width =3D <4>; + clock-frequency =3D <14700000>; + interrupts =3D <51 IRQ_TYPE_LEVEL_HIGH>; + status =3D "disabled"; + }; + + uart10: serial@d401f000 { + compatible =3D "spacemit,k3-uart", "intel,xscale-uart"; + reg =3D <0x0 0xd401f000 0x0 0x100>; + reg-shift =3D <2>; + reg-io-width =3D <4>; + clock-frequency =3D <14700000>; + interrupts =3D <281 IRQ_TYPE_LEVEL_HIGH>; + status =3D "disabled"; + }; + + simsic: interrupt-controller@e0400000 { + compatible =3D "spacemit,k3-imsics","riscv,imsics"; + reg =3D <0x0 0xe0400000 0x0 0x00200000>; + interrupt-controller; + #interrupt-cells =3D <0>; + msi-controller; + #msi-cells =3D <0>; + interrupts-extended =3D <&cpu0_intc 9>, <&cpu1_intc 9>, + <&cpu2_intc 9>, <&cpu3_intc 9>, + <&cpu4_intc 9>, <&cpu5_intc 9>, + <&cpu6_intc 9>, <&cpu7_intc 9>; + riscv,num-ids =3D <511>; + riscv,num-guest-ids =3D <511>; + riscv,hart-index-bits =3D <4>; + riscv,guest-index-bits =3D <6>; + }; + + saplic: interrupt-controller@e0804000 { + compatible =3D "spacemit,k3-aplic", "riscv,aplic"; + reg =3D <0x0 0xe0804000 0x0 0x4000>; + msi-parent =3D <&simsic>; + #interrupt-cells =3D <2>; + interrupt-controller; + riscv,num-sources =3D <512>; + }; + + clint: timer@e081c000 { + compatible =3D "spacemit,k3-clint", "sifive,clint0"; + reg =3D <0x0 0xe081c000 0x0 0x0004000>; + interrupts-extended =3D <&cpu0_intc 3>, <&cpu0_intc 7>, + <&cpu1_intc 3>, <&cpu1_intc 7>, + <&cpu2_intc 3>, <&cpu2_intc 7>, + <&cpu3_intc 3>, <&cpu3_intc 7>, + <&cpu4_intc 3>, <&cpu4_intc 7>, + <&cpu5_intc 3>, <&cpu5_intc 7>, + <&cpu6_intc 3>, <&cpu6_intc 7>, + <&cpu7_intc 3>, <&cpu7_intc 7>; + }; + }; +}; --=20 2.43.0