From nobody Tue Dec 16 14:51:16 2025 Received: from mail-wm1-f51.google.com (mail-wm1-f51.google.com [209.85.128.51]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 15EB72192FA for ; Sun, 14 Dec 2025 18:02:21 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.51 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1765735345; cv=none; b=VnrlQtSvZb6PqhCqnVydSTlVnqCi9J1Seu9ghl3s4B27Ji9m/ZjxEfkAHqx9jBlA6yLLTYfR12W1OSzS3glGhOoWguNh1zL0bqim9Dw5avdGaMXLsS5FE29SIpRjhnP+PVaUJ9+X2FIX/yuH8w2pVmAsmQykhVcc1fzgjSDBFDU= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1765735345; c=relaxed/simple; bh=teGjSeO2//jxel7lgj4m4mlRBfXDz8ZUiXqvHEVM9SM=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=jxHcL1hiQLv+7FWkYxV6gLRScETFnqDjcXzMX+IeLGA+0IxUG4hme51XPJyJsmfUfhQ7DUJlESkGgM1NdDsDrWIy/StrrFYrUSbgcsXewLBHJvIsYFPDMCxrezU/Af3A4AEx7byJVKQ66OFwP1dGZqPKyQOgWLw6UNyhJ1gbTv0= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=avVwJRnb; arc=none smtp.client-ip=209.85.128.51 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="avVwJRnb" Received: by mail-wm1-f51.google.com with SMTP id 5b1f17b1804b1-477619f8ae5so20892485e9.3 for ; Sun, 14 Dec 2025 10:02:21 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1765735340; x=1766340140; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=/LVF5aHC+kNGWsjnPASPozbIVCRyZHBLtnFy/MbPGkI=; b=avVwJRnb6XImjUAVukQA4cjT2wA1uTS2nX2WimwCfIkrl2VmyAcUkOFXk/yBNFxz46 uDvlQ0TfwSexYm2cjqQYLVd1f/hzGL0lgfH8bjMWtDczSucZhWYSXbC5IQ6u0C7my5U7 ++S5b6NqPZTkQoj0POkU8z/6SYUpgep11VyDO5ye4Le+/YziUHm477u7Xh3EU88slHGR YmmXSMCFLb3OQgTN7nc4gKlXIGtfmXADtLrNzsqoGvE5XHz1CWfug3J1Xjktsqbxj09o Ej7aGezwy7kbYHNiGCvfKRMu9WLg885WO1bGND52ReL4xM2tfcNSfvIIbwlAmS7yRsFD 4c2A== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1765735340; x=1766340140; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=/LVF5aHC+kNGWsjnPASPozbIVCRyZHBLtnFy/MbPGkI=; b=iSTYXjzYol/3p3JbXGFV+4YS+fxOga3UOmIOZRF5iJ2SW7RLXnneICajWWEEtvE/AH YjFuy1a/GdNV8v3Jqd98YQ76Gt6Fg/IFGBLgEa27MK3/xeZfDD1VpuOErfL68Gq5xBir +UbeSohgmDZN3Nk826Hpd0QGhHiGQWnj0qAcGnDu13TcYYa4doKBwDt4e6jPVwWO099w ChvixoduvXpmndaCKKckKKupeggt6D+TTYDp7ZAUkzp9XSCtdHmXeGS9HjTxNGpQoy+f BZM1cK3Cw06yoqe23tlZy+prH1YjjDuXVjDqKxdv8yrzs5jFjv6G9ie3TrLB7DY6sKaU 6WMA== X-Gm-Message-State: AOJu0Yw8SuuBy0d05V4ZH/cHJreA6fib54hD3cluP1EbJVp9B5AYyU6L Y/O4SqJK4NyPxu7uIlTMUDZ9LWTCWocY0aMqm9rcypURCq2J1gAGUOz5Z0L9Vw== X-Gm-Gg: AY/fxX7X7mkWtdEphW7EU6ZrHFe8WUaPI3KdyEnzoa8HEq7IlrbZQqoKyX2tuOt864l dYTtn5rWfaL/tIfPCUfXmgSMhlj42Azoh1nMXEFIYjVpOMLlPF4dS76KnHt8YyfJ+bw2VAYzxu/ GXUmacFcHyQnS6LEb4N3BPk+u/7WnGGPTKOy/H8mCN/AQe4S36ZhiaLuEfUlBGNCBzvTAzavbrf X2yzC/qGnxH1PCW2ek7+DonNGULw/26UMOdaUccYsu9bv4k4hrZEaJOVD77xzW+Q3OjbC7L2mlp coVuNJgeL6T4OwiTemmxzFERUIlI+e+n+RbL5x3ZT7IknBssB5qBEtcdaLvaPdVgYcFdoqeI6PY F3XhIL7D0lLjbfSWugkj7Le0dITwApRz7DVWhpJl0f3fFet+AI0R69YZmlPayPoL+k3qaiifqTX pdbqxm66ICqq181piwmv27xZKQu8LDaMAy6CxeQPv+lte0CJwsF/f35kf4sy3wF/Cu X-Google-Smtp-Source: AGHT+IGD6ll8wYebIDXtLq3Riq8kBsl6EOrp39HuuzqQac/8fI0+WQSs/FZ1Y3RSdfag36oxxpmDmg== X-Received: by 2002:a05:600c:3e06:b0:471:786:94d3 with SMTP id 5b1f17b1804b1-47a8f907f13mr64478215e9.22.1765735339273; Sun, 14 Dec 2025 10:02:19 -0800 (PST) Received: from localhost (brnt-04-b2-v4wan-170138-cust2432.vm7.cable.virginm.net. [94.175.9.129]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-47a8f74b17bsm146120235e9.2.2025.12.14.10.02.18 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 14 Dec 2025 10:02:18 -0800 (PST) From: Stafford Horne To: LKML Cc: Linux OpenRISC , Stafford Horne , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Jonas Bonn , Stefan Kristiansson , devicetree@vger.kernel.org Subject: [PATCH 2/5] openrisc: dts: Add de0 nano config and devicetree Date: Sun, 14 Dec 2025 18:01:42 +0000 Message-ID: <20251214180158.3955285-3-shorne@gmail.com> X-Mailer: git-send-email 2.51.0 In-Reply-To: <20251214180158.3955285-1-shorne@gmail.com> References: <20251214180158.3955285-1-shorne@gmail.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" The de0 nano from Terasic is an FPGA board that we use in the OpenRISC community to test OpenRISC configurations. Add a base configuration for the board that runs an OpenRISC CPU at 50Mhz with 32MB ram, UART for console and some GPIOs for LEDs and switches. There is an older version of this floating around that defines all of the hardware on the board including SPI's, flash devices, sram, ADCs etc. Eventually it would be good to get the full version upstream but for now I think a minimal board is good to start with. Link: https://openrisc.io/tutorials/de0_nano/ Link: https://github.com/olofk/de0_nano Signed-off-by: Stafford Horne --- arch/openrisc/boot/dts/de0-nano-common.dtsi | 41 +++++++++++ arch/openrisc/boot/dts/de0-nano.dts | 54 ++++++++++++++ arch/openrisc/configs/de0_nano_defconfig | 79 +++++++++++++++++++++ 3 files changed, 174 insertions(+) create mode 100644 arch/openrisc/boot/dts/de0-nano-common.dtsi create mode 100644 arch/openrisc/boot/dts/de0-nano.dts create mode 100644 arch/openrisc/configs/de0_nano_defconfig diff --git a/arch/openrisc/boot/dts/de0-nano-common.dtsi b/arch/openrisc/bo= ot/dts/de0-nano-common.dtsi new file mode 100644 index 000000000000..421c366d120e --- /dev/null +++ b/arch/openrisc/boot/dts/de0-nano-common.dtsi @@ -0,0 +1,41 @@ +// SPDX-License-Identifier: GPL-2.0 + +#include +#include + +/ { + memory@0 { + device_type =3D "memory"; + reg =3D <0x00000000 0x02000000>; + }; + + leds: leds { + compatible =3D "gpio-leds"; + status =3D "okay"; + led-heartbeat { + gpios =3D <&gpio0 0 GPIO_ACTIVE_HIGH>; + color =3D ; + function =3D LED_FUNCTION_HEARTBEAT; + linux,default-trigger =3D "heartbeat"; + label =3D "heartbeat"; + }; + }; + + gpio0: gpio@91000000 { + compatible =3D "opencores,gpio", "brcm,bcm6345-gpio"; + reg =3D <0x91000000 0x1>, <0x91000001 0x1>; + reg-names =3D "dat", "dirout"; + gpio-controller; + #gpio-cells =3D <2>; + status =3D "okay"; + }; + + gpio1: gpio@92000000 { + compatible =3D "opencores,gpio", "brcm,bcm6345-gpio"; + reg =3D <0x92000000 0x1>, <0x92000001 0x1>; + reg-names =3D "dat", "dirout"; + gpio-controller; + #gpio-cells =3D <2>; + status =3D "disabled"; + }; +}; diff --git a/arch/openrisc/boot/dts/de0-nano.dts b/arch/openrisc/boot/dts/d= e0-nano.dts new file mode 100644 index 000000000000..06c9b0b2406e --- /dev/null +++ b/arch/openrisc/boot/dts/de0-nano.dts @@ -0,0 +1,54 @@ +// SPDX-License-Identifier: GPL-2.0 + +/dts-v1/; + +#include "de0-nano-common.dtsi" + +/ { + model =3D "Terasic DE0 Nano"; + compatible =3D "opencores,or1ksim"; + #address-cells =3D <1>; + #size-cells =3D <1>; + interrupt-parent =3D <&pic>; + + aliases { + uart0 =3D &serial0; + }; + + chosen { + bootargs =3D "earlycon"; + stdout-path =3D "uart0:115200"; + }; + + cpus { + #address-cells =3D <1>; + #size-cells =3D <0>; + cpu@0 { + compatible =3D "opencores,or1200-rtlsvn481"; + reg =3D <0>; + clock-frequency =3D <50000000>; + }; + }; + + /* + * OR1K PIC is built into CPU and accessed via special purpose + * registers. It is not addressable and, hence, has no 'reg' + * property. + */ + pic: pic { + compatible =3D "opencores,or1k-pic"; + #interrupt-cells =3D <1>; + interrupt-controller; + }; + + serial0: serial@90000000 { + compatible =3D "opencores,uart16550-rtlsvn105", "ns16550a"; + reg =3D <0x90000000 0x100>; + interrupts =3D <2>; + clock-frequency =3D <50000000>; + }; +}; + +&gpio1 { + status =3D "okay"; +}; diff --git a/arch/openrisc/configs/de0_nano_defconfig b/arch/openrisc/confi= gs/de0_nano_defconfig new file mode 100644 index 000000000000..bc63905f9cd8 --- /dev/null +++ b/arch/openrisc/configs/de0_nano_defconfig @@ -0,0 +1,79 @@ +CONFIG_SYSVIPC=3Dy +CONFIG_NO_HZ=3Dy +CONFIG_LOG_BUF_SHIFT=3D14 +CONFIG_BLK_DEV_INITRD=3Dy +# CONFIG_RD_GZIP is not set +# CONFIG_RD_LZMA is not set +# CONFIG_RD_LZO is not set +# CONFIG_RD_LZ4 is not set +# CONFIG_RD_ZSTD is not set +CONFIG_EXPERT=3Dy +# CONFIG_EPOLL is not set +# CONFIG_TIMERFD is not set +# CONFIG_EVENTFD is not set +# CONFIG_AIO is not set +CONFIG_BUILTIN_DTB_NAME=3D"de0-nano" +# CONFIG_FPU is not set +CONFIG_HZ_100=3Dy +# CONFIG_BLOCK is not set +CONFIG_SLUB_TINY=3Dy +# CONFIG_COMPAT_BRK is not set +# CONFIG_VM_EVENT_COUNTERS is not set +CONFIG_NET=3Dy +CONFIG_UNIX=3Dy +CONFIG_UNIX_DIAG=3Dy +CONFIG_INET=3Dy +CONFIG_IP_MULTICAST=3Dy +CONFIG_INET_UDP_DIAG=3Dy +CONFIG_INET_RAW_DIAG=3Dy +CONFIG_INET_DIAG_DESTROY=3Dy +# CONFIG_IPV6 is not set +CONFIG_DEVTMPFS=3Dy +CONFIG_DEVTMPFS_MOUNT=3Dy +# CONFIG_PREVENT_FIRMWARE_BUILD is not set +# CONFIG_FW_LOADER is not set +# CONFIG_INPUT is not set +# CONFIG_SERIO is not set +# CONFIG_VT is not set +# CONFIG_LEGACY_PTYS is not set +CONFIG_SERIAL_8250=3Dy +CONFIG_SERIAL_8250_CONSOLE=3Dy +CONFIG_SERIAL_OF_PLATFORM=3Dy +# CONFIG_HW_RANDOM is not set +CONFIG_PPS=3Dy +CONFIG_GPIO_SYSFS=3Dy +# CONFIG_GPIO_SYSFS_LEGACY is not set +CONFIG_GPIO_GENERIC_PLATFORM=3Dy +# CONFIG_HWMON is not set +# CONFIG_USB_SUPPORT is not set +CONFIG_NEW_LEDS=3Dy +CONFIG_LEDS_CLASS=3Dy +CONFIG_LEDS_GPIO=3Dy +CONFIG_LEDS_TRIGGERS=3Dy +CONFIG_LEDS_TRIGGER_TIMER=3Dy +CONFIG_LEDS_TRIGGER_ONESHOT=3Dy +CONFIG_LEDS_TRIGGER_HEARTBEAT=3Dy +CONFIG_LEDS_TRIGGER_CPU=3Dy +CONFIG_LEDS_TRIGGER_ACTIVITY=3Dy +CONFIG_LEDS_TRIGGER_GPIO=3Dy +CONFIG_LEDS_TRIGGER_DEFAULT_ON=3Dy +CONFIG_LEDS_TRIGGER_TRANSIENT=3Dy +CONFIG_LEDS_TRIGGER_PANIC=3Dy +CONFIG_LEDS_TRIGGER_NETDEV=3Dy +CONFIG_LEDS_TRIGGER_PATTERN=3Dy +CONFIG_LEDS_TRIGGER_TTY=3Dy +# CONFIG_VIRTIO_MENU is not set +# CONFIG_VHOST_MENU is not set +# CONFIG_DNOTIFY is not set +CONFIG_TMPFS=3Dy +# CONFIG_XZ_DEC_X86 is not set +# CONFIG_XZ_DEC_POWERPC is not set +# CONFIG_XZ_DEC_ARM is not set +# CONFIG_XZ_DEC_ARMTHUMB is not set +# CONFIG_XZ_DEC_ARM64 is not set +# CONFIG_XZ_DEC_SPARC is not set +# CONFIG_XZ_DEC_RISCV is not set +CONFIG_PRINTK_TIME=3Dy +# CONFIG_DEBUG_MISC is not set +# CONFIG_FTRACE is not set +# CONFIG_RUNTIME_TESTING_MENU is not set --=20 2.51.0