From nobody Tue Dec 16 14:50:02 2025 Received: from mail-lf1-f54.google.com (mail-lf1-f54.google.com [209.85.167.54]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 384DB261B98 for ; Sun, 14 Dec 2025 16:35:59 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.167.54 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1765730162; cv=none; b=r0N6sYKewzQvNPxqyA0Y420tJQf3FB0m5BdzxQtRYRC+bHlYXGV7Jl7WXG6x9SRorPWjnWjKKw52jqMNWPqiUkMMl4am9yHbYXOAJcggagHn4yDBcHfyoCU+m+tSk00V2Hv/ZRfqM1HPSatAnVKyJhc43LE6Mq41TGyt5fSR3pM= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1765730162; c=relaxed/simple; bh=mu890xecCRo8W5w6MXFE4GMZMj6+R534p0jPUqy6CZU=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=H6OZn0TQ7CbLNyvyH+Jw7C5msWaI5sTlk9F8jb73Pf6KnrAIWQIOz+XYv/OBFYXPcqWw4VKvNiJ4G+BR6nakYDuI9ncsTgoXfqqXS4bi8a49WCcEO4BXNUgr+M5gheCjYpXCxrway//wMI4DRB690QkL7I9AU7AM7+fwYc6txLE= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=P704Pcd5; arc=none smtp.client-ip=209.85.167.54 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="P704Pcd5" Received: by mail-lf1-f54.google.com with SMTP id 2adb3069b0e04-597de27b241so3377474e87.2 for ; Sun, 14 Dec 2025 08:35:58 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1765730157; x=1766334957; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=rCjNPmJLrpJn3Ut2d1Tu4Faw1b2CRzQ8noRKY714zGA=; b=P704Pcd5R1dqJ36EvnqtexDcJM61QlHqvI7N/E7TmQoE6cPnQpvcYndmr3LZx/WiF1 CJl1Tm4LGi6HFEvHXAVlDR3jIPQp8VTb2uwATvHn/qlhAj9XQxAZQISGAPOhUdk09oDl QiqTyVftjpviBmE7Hktsf/1EXh0uBAJerg1YZMhCLlCQnxE0H9Jv17N9Vgr2rSISFNrv JCAie7fakhfx4JjFq8U0M6qTPuTlQBdvhJ+oqMN92/C80Jr7BupmKeTlDcp0OevEnH0I OVHfppItn33SZKgXornf3er2HmIi8t05Avm+gY1ZbxpJxMZ01qtufSMEunM0bJkPZMk0 /OsQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1765730157; x=1766334957; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=rCjNPmJLrpJn3Ut2d1Tu4Faw1b2CRzQ8noRKY714zGA=; b=YiZnp0eftZOiBsWSwQmR9Xpd+/a29C/vDdBHigRYwtzxh2JP4khNPvnkYB/icRYCRL 4T1sCVzwT3sP9Fnv/UtlJj9h2Wcf+pKT8VzCqJA/3CQQTNGRHImKpUiVDeyagfdrWuAp Z+RNrCW6cKQ4RMRdYFr8caQNlJ+RWlLjr/K9AUSWtvX6oP2DcUPouLESWWUxcFj092uf ahrHcw0qOtmzqiU3DlyYuT5pgP6BPFoHS2vhiRGwsMdf8ZOqd7ejfGTHxusA0bqly1Qp MLF/I14TnnqmpnNjJgESOb+XppC/64hmslLtRZ2m6t+E05hExX34VNasyF2RPbXiVG0N 7ToQ== X-Forwarded-Encrypted: i=1; AJvYcCUoIR7UTiQQZ/b4syGm25rZgCtS3Z1tY5MRx0c56FYtJtq3+T1IDDgB3FPnC7qa7hhw8uwArOhoaAc0ZtY=@vger.kernel.org X-Gm-Message-State: AOJu0YxkQJRwiRbmBSCemQOVLoEMwwCWiBwwy5DlG7FS5kZD2kovDqEK AS9sYmqtj5aJ88Z5BaLPY6h7EjPG7vPBSIgJ9vYstPB11fPyS0ALS/oQ X-Gm-Gg: AY/fxX4qW7CptwSGJDJY3aGNz8zhBoZRdjZNDk3/2eZnQBipCiBJ2EgsH+wxY5p2g2s qqo4jB89mjufd+idrVVTZM/rqXNqG6frHdRbpGDWxqPnOUA79qpNjzAr0Z6RPAegbFYe4o6dvyn aIbdURC+vn9l1p6WwiPEqWsHevQxXgMHIIbnU8xWeBSrinwW3Qg+DUSxDYyB9V1K1lGVMM/OKdm uEPJ/gfPal7Vkk/LgOzMiFoDFe+333oFXxypYp8U12IndLr5ItAfTe73pLJi7aPMIDaEfDpn1WR XbOyHT4Zy0zYbede7+9rw/X7jnrG8Sll5wdHxx2kN99NZRpxrwu04UFVHaGJq99Mme0MRE2eyHn GU21lulM2DVfHEVYruT/8YRGhXqjQi1byFPrKLdIv2na7pfL8dET+DhJf1iPaFjAFn5Kd9nmtfV zMjw== X-Google-Smtp-Source: AGHT+IGRHdWeURxKMpbmL/T6K5rtF0X2VXcD24R+7mw/s+BE8VCrIbvP8MMR8nJUBe8utmaTLEJ33Q== X-Received: by 2002:a05:6512:3f26:b0:595:9195:3390 with SMTP id 2adb3069b0e04-598faa1499bmr2813865e87.5.1765730157035; Sun, 14 Dec 2025 08:35:57 -0800 (PST) Received: from curiosity ([5.188.167.4]) by smtp.googlemail.com with ESMTPSA id 2adb3069b0e04-598f7717b79sm3789618e87.60.2025.12.14.08.35.55 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 14 Dec 2025 08:35:56 -0800 (PST) From: Sergey Matyukevich To: linux-riscv@lists.infradead.org, linux-kernel@vger.kernel.org, linux-kselftest@vger.kernel.org Cc: Paul Walmsley , Palmer Dabbelt , Alexandre Ghiti , Oleg Nesterov , Shuah Khan , Thomas Huth , Charlie Jenkins , Andy Chiu , Samuel Holland , Joel Granados , Conor Dooley , Yong-Xuan Wang , Heiko Stuebner , Guo Ren , Sergey Matyukevich Subject: [PATCH v5 6/9] selftests: riscv: verify initial vector state with ptrace Date: Sun, 14 Dec 2025 19:35:10 +0300 Message-ID: <20251214163537.1054292-7-geomatsi@gmail.com> X-Mailer: git-send-email 2.52.0 In-Reply-To: <20251214163537.1054292-1-geomatsi@gmail.com> References: <20251214163537.1054292-1-geomatsi@gmail.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Add a test case that attaches to a traced process immediately after its first executed vector instructions to verify the initial vector context. Signed-off-by: Sergey Matyukevich --- .../riscv/vector/validate_v_ptrace.c | 135 ++++++++++++++++++ 1 file changed, 135 insertions(+) diff --git a/tools/testing/selftests/riscv/vector/validate_v_ptrace.c b/too= ls/testing/selftests/riscv/vector/validate_v_ptrace.c index b64986b42270..a8d64d351edd 100644 --- a/tools/testing/selftests/riscv/vector/validate_v_ptrace.c +++ b/tools/testing/selftests/riscv/vector/validate_v_ptrace.c @@ -13,6 +13,9 @@ #include "kselftest_harness.h" #include "v_helpers.h" =20 +#define SR_FS_DIRTY 0x00006000UL +#define CSR_VXRM_SHIFT 1 + volatile unsigned long chld_lock; =20 TEST(ptrace_v_not_enabled) @@ -77,4 +80,136 @@ TEST(ptrace_v_not_enabled) } } =20 +TEST(ptrace_v_early_debug) +{ + static volatile unsigned long vstart; + static volatile unsigned long vtype; + static volatile unsigned long vlenb; + static volatile unsigned long vcsr; + static volatile unsigned long vl; + bool xtheadvector; + pid_t pid; + + if (!(is_vector_supported() || is_xtheadvector_supported())) + SKIP(return, "Vector not supported"); + + xtheadvector =3D is_xtheadvector_supported(); + + chld_lock =3D 1; + pid =3D fork(); + ASSERT_LE(0, pid) + TH_LOG("fork: %m"); + + if (pid =3D=3D 0) { + unsigned long vxsat, vxrm; + + vlenb =3D get_vr_len(); + + while (chld_lock =3D=3D 1) + asm volatile ("" : : "g"(chld_lock) : "memory"); + + asm volatile ( + "csrr %[vstart], vstart\n" + "csrr %[vtype], vtype\n" + "csrr %[vl], vl\n" + : [vtype] "=3Dr"(vtype), [vstart] "=3Dr"(vstart), [vl] "=3Dr"(vl) + : + : "memory"); + + /* no 'is_xtheadvector_supported()' here to avoid clobbering v-state by = syscall */ + if (xtheadvector) { + asm volatile ( + "csrs sstatus, %[bit]\n" + "csrr %[vxsat], vxsat\n" + "csrr %[vxrm], vxrm\n" + : [vxsat] "=3Dr"(vxsat), [vxrm] "=3Dr"(vxrm) + : [bit] "r" (SR_FS_DIRTY) + : "memory"); + vcsr =3D vxsat | vxrm << CSR_VXRM_SHIFT; + } else { + asm volatile ( + "csrr %[vcsr], vcsr\n" + : [vcsr] "=3Dr"(vcsr) + : + : "memory"); + } + + asm volatile ( + ".option push\n" + ".option norvc\n" + "ebreak\n" + ".option pop\n"); + } else { + struct __riscv_v_regset_state *regset_data; + unsigned long vstart_csr; + unsigned long vlenb_csr; + unsigned long vtype_csr; + unsigned long vcsr_csr; + unsigned long vl_csr; + size_t regset_size; + struct iovec iov; + int status; + + /* attach */ + + ASSERT_EQ(0, ptrace(PTRACE_ATTACH, pid, NULL, NULL)); + ASSERT_EQ(pid, waitpid(pid, &status, 0)); + ASSERT_TRUE(WIFSTOPPED(status)); + + /* unlock */ + + ASSERT_EQ(0, ptrace(PTRACE_POKEDATA, pid, &chld_lock, 0)); + + /* resume and wait for ebreak */ + + ASSERT_EQ(0, ptrace(PTRACE_CONT, pid, NULL, NULL)); + ASSERT_EQ(pid, waitpid(pid, &status, 0)); + ASSERT_TRUE(WIFSTOPPED(status)); + + /* read tracee vector csr regs using ptrace PEEKDATA */ + + errno =3D 0; + vstart_csr =3D ptrace(PTRACE_PEEKDATA, pid, &vstart, NULL); + ASSERT_FALSE((errno !=3D 0) && (vstart_csr =3D=3D -1)); + + errno =3D 0; + vl_csr =3D ptrace(PTRACE_PEEKDATA, pid, &vl, NULL); + ASSERT_FALSE((errno !=3D 0) && (vl_csr =3D=3D -1)); + + errno =3D 0; + vtype_csr =3D ptrace(PTRACE_PEEKDATA, pid, &vtype, NULL); + ASSERT_FALSE((errno !=3D 0) && (vtype_csr =3D=3D -1)); + + errno =3D 0; + vcsr_csr =3D ptrace(PTRACE_PEEKDATA, pid, &vcsr, NULL); + ASSERT_FALSE((errno !=3D 0) && (vcsr_csr =3D=3D -1)); + + errno =3D 0; + vlenb_csr =3D ptrace(PTRACE_PEEKDATA, pid, &vlenb, NULL); + ASSERT_FALSE((errno !=3D 0) && (vlenb_csr =3D=3D -1)); + + /* read tracee csr regs using ptrace GETREGSET */ + + regset_size =3D sizeof(*regset_data) + vlenb_csr * 32; + regset_data =3D calloc(1, regset_size); + + iov.iov_base =3D regset_data; + iov.iov_len =3D regset_size; + + ASSERT_EQ(0, ptrace(PTRACE_GETREGSET, pid, NT_RISCV_VECTOR, &iov)); + + /* compare */ + + EXPECT_EQ(vstart_csr, regset_data->vstart); + EXPECT_EQ(vtype_csr, regset_data->vtype); + EXPECT_EQ(vlenb_csr, regset_data->vlenb); + EXPECT_EQ(vcsr_csr, regset_data->vcsr); + EXPECT_EQ(vl_csr, regset_data->vl); + + /* cleanup */ + + ASSERT_EQ(0, kill(pid, SIGKILL)); + } +} + TEST_HARNESS_MAIN --=20 2.52.0