From nobody Tue Dec 16 13:22:50 2025 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 728D32F7ADF for ; Thu, 11 Dec 2025 10:17:35 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1765448257; cv=none; b=RfOA/nb+sc56RgTx/YhbIm6kJzJ4tx2qgRsiZZa+SHV5jnfnby0behtuMtNljfNhBJbOBLjdY2IwkUvc6Vhx7gQwrbCI/E08wKYPo7EXZPsBzoK3gV7vl9sKLocpTsbSN/+fada7MbinnoHu9qNoX/M/lEF/Ue5hZMaC3U101jw= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1765448257; c=relaxed/simple; bh=GimUc2ePlZuvy1QOu7c/n8QletDRsYsWJFcZcb67Pjk=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=Oq3u3ACwixzcgwzHaAIh/F7+9eZmBwpjr2/XQrqAsrXPOO3SOuj5VgY/ESMY59pXCuSzgwGnxnbnleXI6dM23J47lRyjdRCp/rZuUJ4W21s/ZAVKG+RG5xMzBQSjug/vbngG10ymuNnwhGZCGKN4P94b+BRRIl/39L9dF8oyjv8= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=S7m+D05o; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=D5dyLwIM; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="S7m+D05o"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="D5dyLwIM" Received: from pps.filterd (m0279872.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 5BB9ZQ5L1400523 for ; Thu, 11 Dec 2025 10:17:34 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= S1DTJQec/NgKiKVFzzWxTq2KpPf2b+8dzldrl/QCfts=; b=S7m+D05oGNQDN/Iz 6y1lcDOBlCdxl481l6Mp3vYZ+7iPA7y/Q6jFuGCK/9C0HBxq1rpEjV1nd1Qj/6+E h617tBNBlObqcS5JTRCeCZYau62RptnkV19i1KFC3j/BFm/bFOTMGR9aEdiAZwhJ WVmgrWkUtUGkdkzyRP/tr2dJywUFTOVNCk8gEzC4Yh7vJ/x3rF4xthXsw7/vwYws Hl7jeLGGAKwZ33Xe2nZyOhm3X6rUynRMgejnl5wEBRr+Sw86Ua9xcIPzzomsYRaO VzjUSrAXnT8jii4uOxoF4QgVTKQFYv2UrO02gK698qg9FdBnNeo+NpCPm7g+jgX/ HacnUg== Received: from mail-qt1-f197.google.com (mail-qt1-f197.google.com [209.85.160.197]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4ayguqhxdb-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Thu, 11 Dec 2025 10:17:34 +0000 (GMT) Received: by mail-qt1-f197.google.com with SMTP id d75a77b69052e-4edaf9e48ecso19714851cf.0 for ; Thu, 11 Dec 2025 02:17:34 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1765448254; x=1766053054; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=S1DTJQec/NgKiKVFzzWxTq2KpPf2b+8dzldrl/QCfts=; b=D5dyLwIMuX9n6N0+3YpzToecPUHKu/W+Ac+N1AlNho4DBhNX6KdMumeaxIUJDih1VL dMtn9nIGEvJzd1Vp9vlOZVHOGyJ6NZcKlJ8JDJhjNrLMyARVtee3mX2RY56as7NdZa28 1vETwYVYIhojq9B7iPOToJyMv9Iq+NMpgpFIoHnczAMiYzlvghYRIQDED4nmG/rHtDVv pE7E5e+2fJVpX7eLr4OTnJvS4GEwSU4qLFX7unpZ2Vjj0yjZJMUIZAAVLiBANrbEFmUO 7Wj1g6UNnUymErOlIf4R5vEHGsBTcdgKVkZili0DpgOios+JAUelpi1IyHf8rQD1obCh arMg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1765448254; x=1766053054; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=S1DTJQec/NgKiKVFzzWxTq2KpPf2b+8dzldrl/QCfts=; b=okZBusLsPE2BtfXxrNJFiITVxFNmeJSzTHORnOvcpGxDsOg0zhsPQhk08eWfOYtQPM FdydQB5/8HTvaqKx8aDB0BIXuuVXqVIG6cyGYJ6c1fBjnxnENGTbpvDPbMF8w5ZcMQSy ne8PvNJOvW3Dp7/YJsg/VUJ5EKLx1fHvzgXkWfZ8Y2Lx64g4gWNER7WQL2eEXsHF+o5J 9+Rif1yTdYXU1eyFmuLD549XcOBL4X6aYsEgWX5I7bQfFT3LzWOHsXeitoxBCeaU38Ml vllfvl0fXeXAf9bcMqCnfts82AbDx5/s/NzXcfEvv/x1/RPmr3XoTyCbdXJips5GLAzV ZyKg== X-Forwarded-Encrypted: i=1; AJvYcCUX9OmaPSMktnwby0/ERSNyPB1dQVeOFl97sD0YLTNrAX5iL7KDsGM5Xe6bKhdU95XkGBNUYHS8rNURdTs=@vger.kernel.org X-Gm-Message-State: AOJu0YyY34wnBcE5s8FXNnvR+XOz4qDNWexjpnZcDKSKgvMbLPupXBI5 DmJL9Neh7iyac/xOZPgMDkyQydd+rbjFRc86Q/0AJlGHhSuNr1VQ7u5F41MRLpLrdHTUMyiYkxg XiuzNyHsauK5PDLgN5XqgUH7oFJSnERIYC1qAKl1B71UZPdIzHqri0EyL5eRN1hDGToA= X-Gm-Gg: AY/fxX5fAG9i1X5ApOSFiTeNzN9yQn3P1+aanZ1naO8Oxbw1BwUPRg4mYQy1nIvyTfs 9zHTy80gWFazf7WGLFwTchYNpSCAOvhf1iTOhN59p4ww77HGql9+O6wywT9RCpf3a9J0OnSpN0H Awff1VJvELpzdccCpRIjjbIQlbr63V6y/BpQ5zv3fJY7bg+DtLfWOuEFhampToE0BJV1jN0Ntt4 VXuFpfgdGfBCLbw59uWihMJf6dd4K+XofHW1P+GcYx2HPWq0Tv6OQNTS39D/5Q94cErNxNIG45a g6r7WYFRWvEbHGT4lEFVP+IIMoZdUe6bkVTkFAwktwKqgl88Jd2RGbQ0y5xtO2MgbEnBv/ITm9Q 7R5ac41+uGnvAVQU= X-Received: by 2002:ac8:57c4:0:b0:4e8:8c99:832d with SMTP id d75a77b69052e-4f1b19b8b0dmr65592261cf.15.1765448253655; Thu, 11 Dec 2025 02:17:33 -0800 (PST) X-Google-Smtp-Source: AGHT+IGpFdTZhJfdfYHJFcMDtbP8b+NkVt3zxI4YJr6x2S17R5pVc36NFQVmDmr/3TO+9X7OLif+1Q== X-Received: by 2002:ac8:57c4:0:b0:4e8:8c99:832d with SMTP id d75a77b69052e-4f1b19b8b0dmr65591941cf.15.1765448253088; Thu, 11 Dec 2025 02:17:33 -0800 (PST) Received: from hackbox.lan ([86.121.7.169]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-b7cfa5191efsm225381766b.40.2025.12.11.02.17.31 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 11 Dec 2025 02:17:32 -0800 (PST) From: Abel Vesa Date: Thu, 11 Dec 2025 12:17:22 +0200 Subject: [PATCH v6 1/4] dt-bindings: phy: Add DP PHY compatible for Glymur Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20251211-phy-qcom-edp-add-glymur-support-v6-1-5be5b32762b5@oss.qualcomm.com> References: <20251211-phy-qcom-edp-add-glymur-support-v6-0-5be5b32762b5@oss.qualcomm.com> In-Reply-To: <20251211-phy-qcom-edp-add-glymur-support-v6-0-5be5b32762b5@oss.qualcomm.com> To: Vinod Koul , Kishon Vijay Abraham I , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Bjorn Andersson Cc: Dmitry Baryshkov , Konrad Dybcio , Neil Armstrong , linux-arm-msm@vger.kernel.org, linux-phy@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Abel Vesa , Abel Vesa X-Mailer: b4 0.15-dev-47773 X-Developer-Signature: v=1; a=openpgp-sha256; l=1166; i=abel.vesa@oss.qualcomm.com; h=from:subject:message-id; bh=UjT3XNaICZQxaI2rtQkKLAQyo6ogQ8qaT0RvJnH3+s4=; b=owEBbQKS/ZANAwAKARtfRMkAlRVWAcsmYgBpOpo0za2YinIRwa6tjrifsnTZ48aQNMl/njTOu hdJlu368e6JAjMEAAEKAB0WIQRO8+4RTnqPKsqn0bgbX0TJAJUVVgUCaTqaNAAKCRAbX0TJAJUV VsnREACoP5YnqWL/NMo+wpuZX07f+VmgMUwphX4FG0jHF8C/WeL899DIi7HUYLIenAAF4hb0QuS YYFwW0jiqwGRnA7ksjENKEyZfi5MrUwJYaL1PwayuIQw6B3GaAMbuQ3aifzngfOQvEVpCdTajLG +74ScBQlZk6d8AUDRWWVBJnwwQ25Tnh+c4sinrtvm8r2w2kwWvbbnKbmbBhm4kYiONqk7UlSiyu rWULUgo+e4BVqKQ/03dH/EYMwl5at6LFPgVvA9hasiJgxwtOAwZzY4R5Bs+CQHJrbEhyXj/9Wdw lh7a02sdX8igyGBlh7OU6aQOdEka7ynemGSTDaM6FflR4z69an5ntCxv0VZZvao8LcQ+2lUCJk9 rIumCfNVjKI6kftWP0XOnD8HJ31QJI6aUaaqgZuvJeGBirftfSuwteUAZBbjMwfsooRlIwqNYef wdtVhPrAkTjDlH5DIGHkb2O3FnNQvJw0uffDi+o9j0AUxhKAfAU500HMNFa/LC++Umi/MgboXkr exyrf2HZXHyBTBox9NBTJaUIA8y7Qj2PXQeUyqSlFc0zZhFsJoB0+jlUJ3Fl6S8EH/i2GY5EiHW 6PZTLYVa5fYeJcFmQIfknU6P2m8nugUqP9WSPwu4yzO6tPJ61eMqFD6yH5f3iccKBL9PEtItOAS 52ZCnoN5Ul5UOqw== X-Developer-Key: i=abel.vesa@oss.qualcomm.com; a=openpgp; fpr=6AFF162D57F4223A8770EF5AF7BF214136F41FAE X-Proofpoint-Spam-Details-Enc: AW1haW4tMjUxMjExMDA3OCBTYWx0ZWRfX1nubzHY0mBUe o2IoYWzhRtIIoMT5vyLNOgIbOncuhXQx32jeJNhTofAlA16TaKRhJ9dAgjVkZ4bXFTc6rRz4bfx 7bi3krkM71dgCCbtlCGYcPROo9V47gPeRsnb8rF6+xy0HYh9ydoipzho6z2Tkg1EGYpcqGrrffO HhID+vR8Qzdv2jpPa++N7eIcBuXEdmvnduFLNlqYxTQ/eb431fA75dIRrR7mw38AZVkpsunKsfn RNQzGZvgQeaR5BIBKyFDaaVOu6IiGM6CKyFCRnhVjlMT1H4hYPKiN3xXJKxo7nspHMAfON/Uqg/ GUTEYycs31SlJ9lSGSukPovwzOIFe2/V6xGHBbFKucSFDzMQr+hzcNs91T/+u67k0xk7ztm8w/v 7dxuIoEu50BbZ+ClissxBJjBgo/C9A== X-Authority-Analysis: v=2.4 cv=deGNHHXe c=1 sm=1 tr=0 ts=693a9a3e cx=c_pps a=EVbN6Ke/fEF3bsl7X48z0g==:117 a=DdBtMnqNxkYIvXj6ev4VzQ==:17 a=IkcTkHD0fZMA:10 a=wP3pNCr1ah4A:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=KKAkSRfTAAAA:8 a=VwQbUJbxAAAA:8 a=EUspDBNiAAAA:8 a=adPXzabyy6ZLveKXoAMA:9 a=QEXdDO2ut3YA:10 a=a_PwQJl-kcHnX1M80qC6:22 a=cvBusfyB2V15izCimMoJ:22 X-Proofpoint-GUID: vRdpE5kHTFwZ6MNBFgPrIjA6Dsyko4K_ X-Proofpoint-ORIG-GUID: vRdpE5kHTFwZ6MNBFgPrIjA6Dsyko4K_ X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1121,Hydra:6.1.9,FMLib:17.12.100.49 definitions=2025-12-10_03,2025-12-09_03,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 adultscore=0 clxscore=1015 phishscore=0 suspectscore=0 malwarescore=0 bulkscore=0 priorityscore=1501 lowpriorityscore=0 impostorscore=0 spamscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2510240001 definitions=main-2512110078 From: Abel Vesa The Glymur platform is the first one to use the eDP PHY version 8. This makes it incompatible with any of the earlier platforms and therefore requires a dedicated compatible. So document it. Acked-by: Rob Herring (Arm) Signed-off-by: Abel Vesa Signed-off-by: Abel Vesa --- Documentation/devicetree/bindings/phy/qcom,edp-phy.yaml | 2 ++ 1 file changed, 2 insertions(+) diff --git a/Documentation/devicetree/bindings/phy/qcom,edp-phy.yaml b/Docu= mentation/devicetree/bindings/phy/qcom,edp-phy.yaml index bfc4d75f50ff..4a1daae3d8d4 100644 --- a/Documentation/devicetree/bindings/phy/qcom,edp-phy.yaml +++ b/Documentation/devicetree/bindings/phy/qcom,edp-phy.yaml @@ -18,6 +18,7 @@ properties: compatible: oneOf: - enum: + - qcom,glymur-dp-phy - qcom,sa8775p-edp-phy - qcom,sc7280-edp-phy - qcom,sc8180x-edp-phy @@ -72,6 +73,7 @@ allOf: properties: compatible: enum: + - qcom,glymur-dp-phy - qcom,x1e80100-dp-phy then: properties: --=20 2.48.1 From nobody Tue Dec 16 13:22:50 2025 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 5499F2FFDF8 for ; Thu, 11 Dec 2025 10:17:37 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1765448259; cv=none; b=OyS5iUKimfOH5LFbJa4aIb4uY8j0AuQmx58rn544ILtApO1GYNTBOTwq1OnwO3eo/P9CN3nCyv+ZUuigAnerobFDbtInUDZd3SgiaBW5RglHutMmpR2zKlDARUTvhzH8FTc8zhB/4k7i3RUZuLlBemVdDizB5DegGzRctKaB5TE= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1765448259; c=relaxed/simple; bh=5O6EH5DVR59pp+DlTUQCdF0vmA2VG+e9rZqfOU5g5AY=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=I1rkFoyHlwq/jzJ00NAJ/oHkrrC0ED6O1Mx6una7EZa/rvf3n3x/3aBvhd+HjDVvpgX6M7YZyeqjEVQfYJesz+147paeVjO33LJKWnBmScws4tWRYNN7be1hnxZRvpWuQ24WwqB+oSRThDpJE6GcwxiDeVoBF0mEtYWhJuzrssM= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=Ye5GemAu; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=FoKPvWrz; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="Ye5GemAu"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="FoKPvWrz" Received: from pps.filterd (m0279872.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 5BB9ZRwc1400551 for ; Thu, 11 Dec 2025 10:17:36 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= aQM+beAzq0/PR9/1IAhbmxN4dIeCVyZh+8gDQ306rQ4=; b=Ye5GemAuJ9/jk06j FzzLn7WgNib1AB4Ivw3JYeosNsHgoHuT/yfM6XHI+FWoQfFp/vFuR8EEkCQIspnN jNEbrlpyJSUWEM7Hg+FA3aBH+IZLnltOkJpjrwri1tA5ABwXjNcX5eUgGvU2TJ7w dgHeuaqI/IUsHG3zG7lE2HIowTCtezu5RAUUV+/N2QvYDFQ9AYBthAWAp0wlilHn UGSlm1q0b9FT4fdY3QaMI8JNugIHjo0+l4Il6ySoNKaC0YUUOU8UWsSDwOCw5HB6 9R22mWJpngeWAtGiKrcRc1wp+7uEjcR+ecMf52JGOmid+MqQS2vXlcHSomscPvjN IaXUmw== Received: from mail-qt1-f197.google.com (mail-qt1-f197.google.com [209.85.160.197]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4ayguqhxdj-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Thu, 11 Dec 2025 10:17:36 +0000 (GMT) Received: by mail-qt1-f197.google.com with SMTP id d75a77b69052e-4ee4a0ad6a6so16336801cf.0 for ; Thu, 11 Dec 2025 02:17:35 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1765448255; x=1766053055; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=aQM+beAzq0/PR9/1IAhbmxN4dIeCVyZh+8gDQ306rQ4=; b=FoKPvWrzsTmJGBvBSo33VS2EBMqojkIG5abV7+b6WgdjycM3mOklTit5agwKL1dQpK roncO3t/5TYGYVi/xCDOeuklBzspInE6EVonLPnJyZiEP2Rihi/tYWto7RdEKVje9D9v iCpFA5xdXx+QVzESsOx6YbjVTVQHB/3iVdPBfoDFtNomqOcHQIyDlYh/8nvBF/vsqdR4 bEscW2nkRahAzdKJDXNARuucIHSGus2ZEIudMJ0IZiJgv/DLcC3WDZAt1NqclHSGVCaB HHKJIUt2/tjrFTYLK8HiLntTsTs5v4Zi/rGAD/OOEKvaun3a7718Z1T1vmY75Q9tjcQS Azrg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1765448255; x=1766053055; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=aQM+beAzq0/PR9/1IAhbmxN4dIeCVyZh+8gDQ306rQ4=; b=PvwvOFeCgiYOnNs7in3U/nCfb+Ow4V2Gid/s2vVL7e1InW/NR6HN3rcAAGSZL2+oM2 pd+dYOm1xqL6B3Cbc+UU6xrPnj6blhDdgqh8diOS3CAGbwBVlh1RXgwqOIN9OCctSD0U hlBpqi5yP/8MDJEmtPnZ8Jl59xaik+CeDPpWgobP1yVoCTDVyVnpaEc/iVtdUTa65ejm noEhSFPdEyqeaegA0Ug2np93nyBFiDcnboNXaCoBl5PTePu+MuazkvF81ZsZbuvMB9SJ mfonQv4hKPHb3N4Py9N8jE/ll5R9avhsCI9UURNlxIUf1YXAg+G5gowt6ggq0NNlq3er ZADA== X-Forwarded-Encrypted: i=1; AJvYcCVRKUffStqakdiocpmUM80f0iub1SrGlesdtH2xROBCI9dabqdPN13y+XthFXkmw0/wj4YWTCk3+FFuPGg=@vger.kernel.org X-Gm-Message-State: AOJu0YxyxgBGC3l5g6yWJBgZvYMUJ2P8yrFekWSWii9uf1MhdRx3owR7 xHm+lY61bJcszQM2DR6fr6cIwrAWwvD2hC4JHfNwvDD57RTtE7wUtPGKLPQMA1XHoC2JVpxCkFO 5hQeo32qROhFwukE/jjOM+F/SHcZs+UcjiqQ9iUigrKSmz9BVjSXsi7/vnEHRcgbA8Ik= X-Gm-Gg: AY/fxX5IGhOaJVVSWS1IOP+wUaPtJUJ+b6vg0GNoTHYDBbeJG6dWzdRljIEkIDn6RAh BnS9uN01Nr9mamduDWSiCglTZL7sU2Ss9dXYiZCZh99QHvUuh7yoOnAUFsrsDjZmCyhAErkvYdM G660p5BND0dEag4JGpe9z62URbdIq8JodJuNslgrBxe3USpH4zMGKUY2qbOe5yaXgXGOa9EZZfB GPy9N/Sx6cxN1vut1L6NeUOy1cOBWWPdNwbrHPqeyCh/4McFma9fOkW2dBAH7jm3wiqILroEHCb XUz/GS0ThMla64iTt1VtDwHFXV/dLtgxcG34xaTuz3qm/rUbu+aczRtw6kSm63budCjFSVdxJLx teSzC5//eKPKDj1E= X-Received: by 2002:a05:622a:4c12:b0:4ed:67ea:1e5d with SMTP id d75a77b69052e-4f1b1aca8d2mr79837091cf.53.1765448255410; Thu, 11 Dec 2025 02:17:35 -0800 (PST) X-Google-Smtp-Source: AGHT+IGhD02uI6mM+u3czMWURWU+Rf8X0X6cahpz7x7+b6jAm0cqjI776Kjkc4GRHr8s2czxtBq7lA== X-Received: by 2002:a05:622a:4c12:b0:4ed:67ea:1e5d with SMTP id d75a77b69052e-4f1b1aca8d2mr79836771cf.53.1765448254970; Thu, 11 Dec 2025 02:17:34 -0800 (PST) Received: from hackbox.lan ([86.121.7.169]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-b7cfa5191efsm225381766b.40.2025.12.11.02.17.33 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 11 Dec 2025 02:17:34 -0800 (PST) From: Abel Vesa Date: Thu, 11 Dec 2025 12:17:23 +0200 Subject: [PATCH v6 2/4] phy: qcom: edp: Fix the DP_PHY_AUX_CFG registers count Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20251211-phy-qcom-edp-add-glymur-support-v6-2-5be5b32762b5@oss.qualcomm.com> References: <20251211-phy-qcom-edp-add-glymur-support-v6-0-5be5b32762b5@oss.qualcomm.com> In-Reply-To: <20251211-phy-qcom-edp-add-glymur-support-v6-0-5be5b32762b5@oss.qualcomm.com> To: Vinod Koul , Kishon Vijay Abraham I , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Bjorn Andersson Cc: Dmitry Baryshkov , Konrad Dybcio , Neil Armstrong , linux-arm-msm@vger.kernel.org, linux-phy@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Abel Vesa , Abel Vesa , Konrad Dybcio , Dmitry Baryshkov X-Mailer: b4 0.15-dev-47773 X-Developer-Signature: v=1; a=openpgp-sha256; l=1313; i=abel.vesa@oss.qualcomm.com; h=from:subject:message-id; bh=z/5gvRTWmoFviOJ7wu81OY1UNYIgxJ8SEI5ecSWoHm0=; b=owEBbQKS/ZANAwAKARtfRMkAlRVWAcsmYgBpOpo2dof+aL3rnK2jdg73vC/yentnjZqhl8hiI FDLBJ65lVaJAjMEAAEKAB0WIQRO8+4RTnqPKsqn0bgbX0TJAJUVVgUCaTqaNgAKCRAbX0TJAJUV VlguD/9LaKBZT1psoiQmykvCq3WkPzD4uhm/rHiBdU2h9d4OVfCJTW63LDiDppII9DyyXkfIkZp ODAbhKK4yzE+qTFZ7kQj/qymVUomu4rmzaTUzPZeD4hsNPtdG2/JBXA+Fr6pFnJepMgPUEIgb8e s51Qo47DKUm8h4lX69LeG4ul6grBGFEmQ6NPAz1BkZoSV+KX/bOtN84Sw8dL9NfJEpklxy5C9U8 k8Ph4ReAdbhOmHnkRulkLC+TJ/N9JI31IsrENWIBvzzv9N1usdYWsKV9VMJPOXBeAsgMZxV5p1L GGndflrYjW933j6v8sAvO1Ubm3Psssc8rR5vyWMfc3u8fX9h/ad9HY/Sta5z/VbxB26Z5KZr82y b+0Jm/KOX7OqZenUYbgvbJtV/Fo6eNnQyjvs4dsSMIyTVjviNsTtxkyZpKEdMa/IcAeGL2pwN3z 4k6HwpP6bWdMBAvssohB6BxczNMqNl0gXg6z7t3lcUOEYboNjARUsFnjimREhuMnDvOms2M/1ja 4OAGQ7jDTZAPefr8DAlSEaGiQCA/SfMT6ZvGCY/sVLMeHNg5hOwQbqq0Uz/Mjw2Xmn6PesQIO9w Qeb7xzLxoiNlPq2kYyMBOE7pE/Th+ilqYNfASJJtlG3rWHI0X9RLq4si0zLdTPc8w1t6kJ0odTr cpgHdkqvHAqWnEg== X-Developer-Key: i=abel.vesa@oss.qualcomm.com; a=openpgp; fpr=6AFF162D57F4223A8770EF5AF7BF214136F41FAE X-Proofpoint-Spam-Details-Enc: AW1haW4tMjUxMjExMDA3OCBTYWx0ZWRfX8JZ/QTLhmNov mFQ52erkbIWGX9DUs3qRH/O+VBW8jLj5aEinsQAyc8tcw5DtkxfGenJ5fn7Be2ZSGP8rfDK3uJD aeqaGRfVxQsCWviY79HpT/XUobhemldgecWQ6AkogX2RPONmPW04WaOVXBRQhXZu9TfbwsT4kaj N7CjQbU7Jr9bCLKDK2A6XI/ERbMqsMi+/7s1MyQhLIfBVE3w8zd9SQ/fqsRnLWXRre6kNOAYCh5 2CwELfSQXQN5rzu0XNA7gP/eyeGKy5dp/TvCt8xhR6HYm4FxR2RoYF00NYkracqrmBwNEQDAn/0 tLaztG+dj24YLRCHSUVnAO+IHjVul6dmMTijxTSM12p6pKc8sGUjkI9lzyWWq3B7KR0AHlo2bCJ m05CouOfIIbmkMnrUHRUa2uNLHVPAA== X-Authority-Analysis: v=2.4 cv=deGNHHXe c=1 sm=1 tr=0 ts=693a9a40 cx=c_pps a=EVbN6Ke/fEF3bsl7X48z0g==:117 a=DdBtMnqNxkYIvXj6ev4VzQ==:17 a=IkcTkHD0fZMA:10 a=wP3pNCr1ah4A:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=KKAkSRfTAAAA:8 a=EUspDBNiAAAA:8 a=EnfBGAjIh6IkBJmaZGcA:9 a=QEXdDO2ut3YA:10 a=a_PwQJl-kcHnX1M80qC6:22 a=cvBusfyB2V15izCimMoJ:22 X-Proofpoint-GUID: -5V7fAjH-tRW12RxRt8nvgIWiaYvDi92 X-Proofpoint-ORIG-GUID: -5V7fAjH-tRW12RxRt8nvgIWiaYvDi92 X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1121,Hydra:6.1.9,FMLib:17.12.100.49 definitions=2025-12-10_03,2025-12-09_03,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 adultscore=0 clxscore=1015 phishscore=0 suspectscore=0 malwarescore=0 bulkscore=0 priorityscore=1501 lowpriorityscore=0 impostorscore=0 spamscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2510240001 definitions=main-2512110078 From: Abel Vesa On all platforms supported by this driver, there are 13 DP_PHY_AUX_CFGx registers. This hasn't been an issue so far on currently supported platforms, because the init sequence never spanned beyond DP_PHY_AUX_CFG9. However, on the new upcoming Glymur platform, these are updated along with the rest of the init sequence. So update the size of the array holding the config to 13. Reviewed-by: Konrad Dybcio Reviewed-by: Dmitry Baryshkov Signed-off-by: Abel Vesa Signed-off-by: Abel Vesa --- drivers/phy/qualcomm/phy-qcom-edp.c | 2 +- 1 file changed, 1 insertion(+), 1 deletion(-) diff --git a/drivers/phy/qualcomm/phy-qcom-edp.c b/drivers/phy/qualcomm/phy= -qcom-edp.c index 06a08c9ea0f7..f98fe83de42e 100644 --- a/drivers/phy/qualcomm/phy-qcom-edp.c +++ b/drivers/phy/qualcomm/phy-qcom-edp.c @@ -32,7 +32,7 @@ #define DP_PHY_PD_CTL 0x001c #define DP_PHY_MODE 0x0020 =20 -#define DP_AUX_CFG_SIZE 10 +#define DP_AUX_CFG_SIZE 13 #define DP_PHY_AUX_CFG(n) (0x24 + (0x04 * (n))) =20 #define DP_PHY_AUX_INTERRUPT_MASK 0x0058 --=20 2.48.1 From nobody Tue Dec 16 13:22:50 2025 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 0AD2523AE87 for ; Thu, 11 Dec 2025 10:17:39 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1765448262; cv=none; b=lk8v0Wu4OPgMjNNrwwc1rEFV5DDe63nMUBKLYuPnJ1bspojJ0oEcLB1QEsJP+KBw/lxfoY4sMZP51v4uLqm7XAQTxLEQ1ouyyiET9OYPupzTAFNVdRFp7r6yRr5DZq6Jc2qh+PBSUF/Q9ky5ARX0XzvooiWPJQjKxG5Zm5Sablo= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1765448262; c=relaxed/simple; bh=3+qYdEAvlOoBPmUdDBUu8x1Z3ZPwKgxBA6j/ziQo0Ro=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=i+6DCew9Zrl0ugiGlTPZ0PjL0Ly1Y3Qx8hc08ssHy4eWYEwchKnmaBYgOyOo6s2wRn99Mq6BT+gq6oa63YPYqR7DkK0IWAY+xeIc1SQPs89+TkFC6tgvVH7YFrp1Cw4MVAk4hfKZCNFjoYsFuKzC6CA6K76UdXAT+lBK6rC0kMU= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=oYw4TY0Y; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=V7eUUkIr; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="oYw4TY0Y"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="V7eUUkIr" Received: from pps.filterd (m0279864.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 5BB9ZUKT342973 for ; Thu, 11 Dec 2025 10:17:38 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= 2Kek/wxhWgT2Ns5tM8EW2AKp/4yPyuu9wZ1E3kn3Sak=; b=oYw4TY0Y2Fw7qSp3 elmaW6ozxbNQkxi1TIJUiOw1gOuFme8jlPmUzf8rPKzljAerrfgTeGf1cIUNyIUc PLeSMrSQLkFeDGrWCraw99XXo18FNYGiDty8xphRPhROnVfeIJ6rixJdkSqE1R6W E8MmNo91vN1ykJQlneXUFryNekVgrXy+KQYnWxjNEFW66Aihot6s0btrQix7556v tdWCXVnxp9cCIHOaUzSf8L2i1CBTIz/LTkq8ImzsbX8pegroxASPdrqCjNmVkm+U tsqnqRfVmkvr2h550MGT1Jr5PlE24FCE0J7Fv3Oob6tUxa86Uoau5B8ppo0Q+nlo YkCsPg== Received: from mail-qt1-f199.google.com (mail-qt1-f199.google.com [209.85.160.199]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4aynpvs72j-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Thu, 11 Dec 2025 10:17:38 +0000 (GMT) Received: by mail-qt1-f199.google.com with SMTP id d75a77b69052e-4ee1b7293e7so23770961cf.0 for ; Thu, 11 Dec 2025 02:17:38 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1765448257; x=1766053057; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=2Kek/wxhWgT2Ns5tM8EW2AKp/4yPyuu9wZ1E3kn3Sak=; b=V7eUUkIrQOiUbvS8P9otj5SKWHGmMT/B4QvV0KGyF1y30xecOujpGKIk8nK+blSQGr 7TVqUjSXjgyLHdqgLhWNVx2Vj53eFdyCx6fTfWYyz2rmFQHBH8YeF04VDCWjIKnccPHF ihbcAr+ey28tFrabayXN3GpMVg14MFyWhM8bbqPzIaO1ZcoEEnJiDsYuE5dg8iuaALLs PxLyr+cqtcNVi03GH79smO4iQ34vTWZpJJ9LM42AVW/pPomnkhPn++0m6oIn+vPIf3pS kQiJGJvXMgqLeiXnSgQ3U9QzMhK7vToRieEuTirBstEGhdyV3ygIrWXAPkgc7jrWqaol Yqkg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1765448257; x=1766053057; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=2Kek/wxhWgT2Ns5tM8EW2AKp/4yPyuu9wZ1E3kn3Sak=; b=cWz9OEogFclscHf1uB6JU6a+PyopFooDndV50ts2pdBL8KPFZ87U1uC+1CLLOo3VSN 9tyDC0EOP7oKTBVou22Fms/bPwTk0Hjtt1GDt6AoYMKlElUGFJsNnLh8EWSGrHmUBxzs ymk0+JXCTKzgVW5LOsxTbeA5zZGUP8n3cLf2GurhM2TpFxZgbvHSeobnoOHcuYDitBb4 IxbaNMypQMGexD7kJo461GUbfTbyK9KT6FhfVIfObhBFWe7GzfZVeLzyOftWcogSiYfd eO96ZzV7zcMX/ldIoRhSIbQ1mZjPm++3ZaQ/GCOBaTkuqNZ2I/qeqPzMdk+6lFv3A3xg DBYg== X-Forwarded-Encrypted: i=1; AJvYcCUnpg003uOwKGMLMzpq5pHDuoptcI6MoP7GN52n3t0+aOD8m0U8kp4q91A8fE1zK7aupZkJKYU0zK2VEWw=@vger.kernel.org X-Gm-Message-State: AOJu0YydwslIFY/DFkDMlQep/aW78d45sh6Gv843WZ+BeFXp0CTrO9ZP 1mMBZPlZe5JO3I/BOfNAn8B6NqMyqOHi0z6clrCOSsqm/Xe+yPcWmYT4GY0VgZBmJxpWDOHAWaz iGdG28RgLu0KTCDaxvl+vT12xV2AEd7r85ibSDZxyfnPWfu8OSWtv1kxqdHZ7WEjREK73kE/otk s= X-Gm-Gg: AY/fxX62ctMqOgGkZI+9IGzZ6OmaFvRUoBG77kHtqJZ1canIPkmNfxiATJZqO28rt89 zuc2Nbmiun+N7d+hS46U6uqZ4W1F1R2ziXFJIuxe2+Rc/Ha60kmQAjoB7pXqY78EAvQ0jlB9XAq UdjK5DQNhRSqunOsHNP1MBw0ythqRZvK3gpxv4QHIi5xoB46cUQ25zMXoLttlVmIq/I8M6FYa9n jUcpHU2Vq2HiEJXaC99d4VK41bYPemISDaa6QHabQ5oEnTEc2EK4d+HKv0o1NIOCgYVw0lidKQy E1y7rxOcuh+vmvvnF5NEQnYiX6wXmMFoWnGPjDEAzUAO31Xn3bEQi+RO/MlWgtdwyUEcaWX4LvB B/23bhugVediikhA= X-Received: by 2002:a05:622a:4d48:b0:4ee:1b36:b5c2 with SMTP id d75a77b69052e-4f1b1b8cf36mr80526531cf.68.1765448257177; Thu, 11 Dec 2025 02:17:37 -0800 (PST) X-Google-Smtp-Source: AGHT+IGQtveon1okQ329ExCBlmVJcHu6Xl1dha8Vjr9xGFwl9yLlNf8RoxdlDNNMk6bct2OLd0Pchg== X-Received: by 2002:a05:622a:4d48:b0:4ee:1b36:b5c2 with SMTP id d75a77b69052e-4f1b1b8cf36mr80526031cf.68.1765448256648; Thu, 11 Dec 2025 02:17:36 -0800 (PST) Received: from hackbox.lan ([86.121.7.169]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-b7cfa5191efsm225381766b.40.2025.12.11.02.17.35 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 11 Dec 2025 02:17:36 -0800 (PST) From: Abel Vesa Date: Thu, 11 Dec 2025 12:17:24 +0200 Subject: [PATCH v6 3/4] phy: qcom-qmp: qserdes-com: Add v8 DP-specific qserdes register offsets Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20251211-phy-qcom-edp-add-glymur-support-v6-3-5be5b32762b5@oss.qualcomm.com> References: <20251211-phy-qcom-edp-add-glymur-support-v6-0-5be5b32762b5@oss.qualcomm.com> In-Reply-To: <20251211-phy-qcom-edp-add-glymur-support-v6-0-5be5b32762b5@oss.qualcomm.com> To: Vinod Koul , Kishon Vijay Abraham I , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Bjorn Andersson Cc: Dmitry Baryshkov , Konrad Dybcio , Neil Armstrong , linux-arm-msm@vger.kernel.org, linux-phy@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Abel Vesa , Abel Vesa , Dmitry Baryshkov X-Mailer: b4 0.15-dev-47773 X-Developer-Signature: v=1; a=openpgp-sha256; l=3129; i=abel.vesa@oss.qualcomm.com; h=from:subject:message-id; bh=UObXtePHY5dMQlAbJZdKc4jLD0I2BhVpyz2GDbDUvrM=; b=owEBbQKS/ZANAwAKARtfRMkAlRVWAcsmYgBpOpo3LFq4YY58+rairy/2KCqcSw8fcGBT4K9ka 3KTe/r60bqJAjMEAAEKAB0WIQRO8+4RTnqPKsqn0bgbX0TJAJUVVgUCaTqaNwAKCRAbX0TJAJUV VnnCD/0eGcbJ3G4oVSmUseVCXZ/RpATCvWb+mCT9Rv644utbjLm/y3EIXBma+RCBC1wi1vb3JXI bMFZVIt6fhx0GorsPNpPC93ORC/fbSYGYsiwOeHZcrSZZC+sPFOXMIA6qJt7ZHbQrzvUJr9BZ3c 5+Fcyje0EVPU/nwLVijrUXm7vDKZH7yGO6KBdqA7Qm4Oti1KWabzdvTaJT6nqFeM7rlQQS+wKEZ nVqNxECBs/5NYRNzcCOHKfxt+i9am+ao0UvXcjOVycOkRPHrqskbhunUDwfeM8gnbIU/pIQE74A fneUb12ggyDtUopua+fVhnk3d7fssI0zvTjPcuc61rSOOc4pOIIFv8HXHnYJMWzlLKd7ZDd5LIb VXhVb83pWTKsjZsN4T2WqyNDMwHEkbA7ikRQY27aBHvK6ISSocYyAgVVVnIJf+d/wFGh7mZvqPX qe126Henr0U9kvOWqNxllvCcJpr9DvD6VOFeQlVW6OmIr9JEjYSjiCX+QKRfyjQfqgKgboW52iI N/vE19dkpCB2xUQHZN//XyfKNzerwTfcnUvWI0WbAsxGWBXX165GV+Q+mn0ED+qJWCs4VCszKrF 6mvmyjUnis8ch/JnV4QzCrMAOcAY7Pe2eYy7/fdGUVGwoT6svXgPu7hpOBq57C3Ft8PnXwTuNjd eZ91uriuufnLSSw== X-Developer-Key: i=abel.vesa@oss.qualcomm.com; a=openpgp; fpr=6AFF162D57F4223A8770EF5AF7BF214136F41FAE X-Proofpoint-Spam-Details-Enc: AW1haW4tMjUxMjExMDA3OCBTYWx0ZWRfXzhzAMNPGWDhy 9urE2TopRQLzOpZbCelUu25WXC2vQZs+Z/XYWkWEg7hxdpxg/3j3c/jzJJOPWGb8I47QFeAqJd4 sXpA9m1R8HNRIO1abzDJkGSCkB0rMD+laY8V+z2klK1/tLb9QPJ6Vbknv9Wmg6pNgq3ZVYXoWgX 9EgREKLbxW7We8EGKoRYljz81m2PGRu+pYGFDjyu3+vY1LunbOK4NPJ52FPqazfNhnMvhuoX4XX 2Lzijc8vLC8gM0qsA3QvunI6OhriAu5eGijf5+lmu1meSVeS58ZCtlGNC0OQQnHUZtGSKLpUaZI PeQ4X7Q1GbtzgswL73Tm3kttSwlB4rzZViJmcPH6l1kCHs3SOIzvyK5VfDPWy6sui2JWqumjMJh hiNjtPsSuEyN/9cuc3DSt7clxB/QrA== X-Proofpoint-GUID: Hs5xgETTokwPW-uSnsmA5vf2sIrs30Xf X-Authority-Analysis: v=2.4 cv=C6nkCAP+ c=1 sm=1 tr=0 ts=693a9a42 cx=c_pps a=WeENfcodrlLV9YRTxbY/uA==:117 a=DdBtMnqNxkYIvXj6ev4VzQ==:17 a=IkcTkHD0fZMA:10 a=wP3pNCr1ah4A:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=KKAkSRfTAAAA:8 a=EUspDBNiAAAA:8 a=ibtu9XGAwxROLk4EXI8A:9 a=QEXdDO2ut3YA:10 a=kacYvNCVWA4VmyqE58fU:22 a=cvBusfyB2V15izCimMoJ:22 X-Proofpoint-ORIG-GUID: Hs5xgETTokwPW-uSnsmA5vf2sIrs30Xf X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1121,Hydra:6.1.9,FMLib:17.12.100.49 definitions=2025-12-10_03,2025-12-09_03,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 spamscore=0 adultscore=0 lowpriorityscore=0 malwarescore=0 clxscore=1015 priorityscore=1501 impostorscore=0 phishscore=0 suspectscore=0 bulkscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2510240001 definitions=main-2512110078 From: Abel Vesa Starting with Glymur, the PCIe and DP PHYs qserdes register offsets differ for the same version number. So in order to be able to differentiate between them, add these ones with DP prefix. Reviewed-by: Dmitry Baryshkov Signed-off-by: Abel Vesa Signed-off-by: Abel Vesa --- .../phy/qualcomm/phy-qcom-qmp-qserdes-dp-com-v8.h | 52 ++++++++++++++++++= ++++ 1 file changed, 52 insertions(+) diff --git a/drivers/phy/qualcomm/phy-qcom-qmp-qserdes-dp-com-v8.h b/driver= s/phy/qualcomm/phy-qcom-qmp-qserdes-dp-com-v8.h new file mode 100644 index 000000000000..93edabb830af --- /dev/null +++ b/drivers/phy/qualcomm/phy-qcom-qmp-qserdes-dp-com-v8.h @@ -0,0 +1,52 @@ +/* SPDX-License-Identifier: GPL-2.0 */ +/* + * Copyright (C) 2025 Linaro Ltd. + */ + +#ifndef QCOM_PHY_QMP_QSERDES_DP_COM_V8_H_ +#define QCOM_PHY_QMP_QSERDES_DP_COM_V8_H_ + +/* Only for DP QMP V8 PHY - QSERDES COM registers */ +#define DP_QSERDES_V8_COM_HSCLK_SEL_1 0x03c +#define DP_QSERDES_V8_COM_BIN_VCOCAL_CMP_CODE1_MODE0 0x058 +#define DP_QSERDES_V8_COM_BIN_VCOCAL_CMP_CODE2_MODE0 0x05c +#define DP_QSERDES_V8_COM_SSC_STEP_SIZE1_MODE0 0x060 +#define DP_QSERDES_V8_COM_SSC_STEP_SIZE2_MODE0 0x064 +#define DP_QSERDES_V8_COM_CP_CTRL_MODE0 0x070 +#define DP_QSERDES_V8_COM_PLL_RCTRL_MODE0 0x074 +#define DP_QSERDES_V8_COM_PLL_CCTRL_MODE0 0x078 +#define DP_QSERDES_V8_COM_CORECLK_DIV_MODE0 0x07c +#define DP_QSERDES_V8_COM_LOCK_CMP1_MODE0 0x080 +#define DP_QSERDES_V8_COM_LOCK_CMP2_MODE0 0x084 +#define DP_QSERDES_V8_COM_DEC_START_MODE0 0x088 +#define DP_QSERDES_V8_COM_DIV_FRAC_START1_MODE0 0x090 +#define DP_QSERDES_V8_COM_DIV_FRAC_START2_MODE0 0x094 +#define DP_QSERDES_V8_COM_DIV_FRAC_START3_MODE0 0x098 +#define DP_QSERDES_V8_COM_INTEGLOOP_GAIN0_MODE0 0x0a0 +#define DP_QSERDES_V8_COM_VCO_TUNE1_MODE0 0x0a8 +#define DP_QSERDES_V8_COM_INTEGLOOP_GAIN1_MODE0 0x0a4 +#define DP_QSERDES_V8_COM_VCO_TUNE2_MODE0 0x0ac +#define DP_QSERDES_V8_COM_BG_TIMER 0x0bc +#define DP_QSERDES_V8_COM_SSC_EN_CENTER 0x0c0 +#define DP_QSERDES_V8_COM_SSC_ADJ_PER1 0x0c4 +#define DP_QSERDES_V8_COM_SSC_PER1 0x0cc +#define DP_QSERDES_V8_COM_SSC_PER2 0x0d0 +#define DP_QSERDES_V8_COM_BIAS_EN_CLKBUFLR_EN 0x0dc +#define DP_QSERDES_V8_COM_CLK_ENABLE1 0x0e0 +#define DP_QSERDES_V8_COM_SYS_CLK_CTRL 0x0e4 +#define DP_QSERDES_V8_COM_SYSCLK_BUF_ENABLE 0x0e8 +#define DP_QSERDES_V8_COM_PLL_IVCO 0x0f4 +#define DP_QSERDES_V8_COM_SYSCLK_EN_SEL 0x110 +#define DP_QSERDES_V8_COM_RESETSM_CNTRL 0x118 +#define DP_QSERDES_V8_COM_LOCK_CMP_EN 0x120 +#define DP_QSERDES_V8_COM_VCO_TUNE_CTRL 0x13c +#define DP_QSERDES_V8_COM_VCO_TUNE_MAP 0x140 +#define DP_QSERDES_V8_COM_CLK_SELECT 0x164 +#define DP_QSERDES_V8_COM_CORE_CLK_EN 0x170 +#define DP_QSERDES_V8_COM_CMN_CONFIG_1 0x174 +#define DP_QSERDES_V8_COM_SVS_MODE_CLK_SEL 0x180 +#define DP_QSERDES_V8_COM_CLK_FWD_CONFIG_1 0x2f4 +#define DP_QSERDES_V8_COM_CMN_STATUS 0x314 +#define DP_QSERDES_V8_COM_C_READY_STATUS 0x33c + +#endif --=20 2.48.1 From nobody Tue Dec 16 13:22:50 2025 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id DDD7D2FFDF5 for ; Thu, 11 Dec 2025 10:17:40 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1765448263; cv=none; b=u9E4bAVV7OcrgT4/FKTkCs/FjX+paqszfqCVGIyboj1zoRuL2dz4aDeaYEOduOCHRWJ9kHvCAPh8CPuozW1BUgxxPZCGHhQ3XJKKbB2X6ibHApGCvneGTb5z2r7D2hAHQijUCvDIXLV+3KMqRCxpXPus3NnA5jQkporOSPwt8G8= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1765448263; c=relaxed/simple; bh=RaEn5l93LNR7zqx5r4en+ir39fNyXbHGQpBhRyS2cRs=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=fyYcRkkEyjkRJJfptcQpNASYLhG1b2FD5GwFqbQmg3GRg0hc2UQci8TVjU8V7IhaQIQHNSYN8Mxin6Vwfo1LeiNxJ9SPGekTWbjq2sq1jdUTMvOFwmGXN/Xt8MZr8+n0jiDoFmNLE6uGpZsoGUrd8vwDcEYxHxXfxYH9EDUf1vo= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=SZ1ktmYH; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=Z/xdt2K2; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="SZ1ktmYH"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="Z/xdt2K2" Received: from pps.filterd (m0279866.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 5BB9ZOMu545416 for ; Thu, 11 Dec 2025 10:17:40 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= GgLD6oaM0YkiC5PhLYJmGT8FbnzwNrVVKAjAgG5DbQQ=; b=SZ1ktmYH1CxL60xq FCuPjGNrHoCihYlXgGT07ZpV+Nq8Bzxo/lFx/XA69kPmQsUwY1HsixezEmHKkRDQ qub8qZv/RW6NpTOIHzekA4Gll5PsMsPCpLsSGCf7HcrR8XZvTHUeQMhpxVkjNZsU 9wBjS2Y0Wc4Xup6ZcBgsiL1jA41897u7GoQi5MlYS5swnufJ4z5glGhcv65r6pjA qH2QJRltuztXJ1BKWzyMmvxHlbL02J0b2QuZ8NG0lQSYPnMaozwSl+qUDGheuza7 jjSIptkW8t7CaK5T4nSTbom9/PehdBomhdFgQxreK9t0IBgG6dru6DIcx6Kzr9sD 6yxmkA== Received: from mail-qt1-f200.google.com (mail-qt1-f200.google.com [209.85.160.200]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4aytwj891h-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Thu, 11 Dec 2025 10:17:40 +0000 (GMT) Received: by mail-qt1-f200.google.com with SMTP id d75a77b69052e-4eff973c491so18629011cf.1 for ; Thu, 11 Dec 2025 02:17:39 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1765448259; x=1766053059; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=GgLD6oaM0YkiC5PhLYJmGT8FbnzwNrVVKAjAgG5DbQQ=; b=Z/xdt2K2kT2xWhg7g/24YFglp+J3fkDXT/1qSJzzq85lBZcUeKx5u5Wihk8iq+Bg4y pCTeJOFctOO5hmk5DKIgK4kZYCAsvbH2//HW2J6vfNtp2DfKcXTSH5yQsteZZr9DpU05 HEUi/MpNewJZ+qN0Hc2qpUjwGsKEcrWz4wtxDf9Rzo2yzxbWF57vCNxgEINNGgh7A99q rGARBBfMCeLR5PozYBdiv7c1/auD6I5IzEuh8O4/+lQbZrkglqaqxsYrkQpMcOtxZo9f UXelmAdgRc9cX8XQ+G+sZFg1RQik5IAOXRBfmKEQXIT7s3u7e1FtgIxndzML1ak/KftI k23g== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1765448259; x=1766053059; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=GgLD6oaM0YkiC5PhLYJmGT8FbnzwNrVVKAjAgG5DbQQ=; b=dU47/jR87cn6h2ZKtUaf76L7hyP8IF19JSd6GEyBc+IjLatkxTER/Kqg92wBAQuaBK ymbvMTYCWyb8mQdcfi4Y1O6mcC6qty8m0hTraRH8FbP1MmksC/vTlz2z3x9FL0KOlrIF YRYxpBSzCW82UQsoPC5T95IUHrU80rLxrTFCUjR+m7wLqPwQpHjuIFLWB/MB6FwK8lQN PTFZ+4HPOTBpikL4SelM+mYY3WXqjy1Op0jouFk0UZU0+XThZZy6fKQVLJT2Gzpjhg3f pKCNXmWZBShErPKvrJhcto2vgQ8+3ka2H1dXqxDamlzed8p32Rx6uyjXJ/dUQtMV4jgj JQwQ== X-Forwarded-Encrypted: i=1; AJvYcCXMNqN5w1TfIUVyvn+eTGoi3S+3+/sxEuFbqvRCCp2nW9CGSXKtlbbmBjoB332aIMAXEWTDMWrNdD2vDw0=@vger.kernel.org X-Gm-Message-State: AOJu0YzXYIHZP+6fOh+3hsMOiAGvgQ6THTG6tGLtENcvT216YDMXGVAf L0drfrSb1+kfgscNbMMkkbmKep5tvupsXCIY247C1CKW+LlYDD2HQ0Hba1lHEC/LAylfN237ZKk u9EDtbQf3oflTSnwYeluyIR5neIgt+4XRlwNCRCAx/ZBN1lAAsV46PqX8fNFyLx53AsE= X-Gm-Gg: AY/fxX6DPClUigg+zDJiFt4o13PtpmRArSKDn7GwU4uJxvPAQt6GfErScSUbWJQ9ZUA OxEyQZ+ljsdmK8cK5SEUotqj+JvBW605gnB03eb+rwTt/cWpZcJRsDWU5a1hPkpFyJ1BNgQ5L02 /mz+5FtQ9b90VvL7JEqRdY+fMNyjuQrv2f13kwkiVBTn7WS9yHp9NeN3kObYLQFlH9DoZI1on45 3if/HZr9FLwNOPxoWNa2z+DE4hyau0loph1nDRyIl9rweHG+8FORP9atb8I0hsHjI5/i6VA95g7 zyUgcahqqSY2lI3Jrk8HznmqC1xQB1cvUPn+6PhLXFJPClcfhSaugGNxJDp8hPFt8UIJUH81lPn cGqyoMBtzqcOK5S0= X-Received: by 2002:a05:622a:1210:b0:4f1:ab3b:a29a with SMTP id d75a77b69052e-4f1b1b20bb7mr77006061cf.65.1765448258896; Thu, 11 Dec 2025 02:17:38 -0800 (PST) X-Google-Smtp-Source: AGHT+IF+0uD2u7N7HeXWEs/TWc2sJHEmtoBvpweZuxVefZuSIZKGawQM5RE46YfK1m1y4dGhzWmaPQ== X-Received: by 2002:a05:622a:1210:b0:4f1:ab3b:a29a with SMTP id d75a77b69052e-4f1b1b20bb7mr77005771cf.65.1765448258365; Thu, 11 Dec 2025 02:17:38 -0800 (PST) Received: from hackbox.lan ([86.121.7.169]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-b7cfa5191efsm225381766b.40.2025.12.11.02.17.36 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 11 Dec 2025 02:17:37 -0800 (PST) From: Abel Vesa Date: Thu, 11 Dec 2025 12:17:25 +0200 Subject: [PATCH v6 4/4] phy: qcom: edp: Add Glymur platform support Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20251211-phy-qcom-edp-add-glymur-support-v6-4-5be5b32762b5@oss.qualcomm.com> References: <20251211-phy-qcom-edp-add-glymur-support-v6-0-5be5b32762b5@oss.qualcomm.com> In-Reply-To: <20251211-phy-qcom-edp-add-glymur-support-v6-0-5be5b32762b5@oss.qualcomm.com> To: Vinod Koul , Kishon Vijay Abraham I , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Bjorn Andersson Cc: Dmitry Baryshkov , Konrad Dybcio , Neil Armstrong , linux-arm-msm@vger.kernel.org, linux-phy@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Abel Vesa , Abel Vesa X-Mailer: b4 0.15-dev-47773 X-Developer-Signature: v=1; a=openpgp-sha256; l=12602; i=abel.vesa@oss.qualcomm.com; h=from:subject:message-id; bh=3wDDa0y3Nu5j7vScRtA7bGLBMevmnIkgnnn9OsoiXkg=; b=owEBbQKS/ZANAwAKARtfRMkAlRVWAcsmYgBpOpo41GA7lRFBYv4uXmv5Cho853sjy+a2Y8AGm v/r6QMHvzyJAjMEAAEKAB0WIQRO8+4RTnqPKsqn0bgbX0TJAJUVVgUCaTqaOAAKCRAbX0TJAJUV VtiwD/9TSmbV5Rv4XN9y8w59RirsQsJ/kaR3TIjqrkxtUyO9XmWHQ1tG4Eh4vKzKyS80fyLSoab YuVhno6dcSH5aDYCiGjXPPFctqWhcaowSb6V2Q0RlHAtzn1iAPgOMoCj8cTYymgdV3mM9Sgb/Qa N0o7YoEh8fwdFimgRehlZ1TPi14fK6+G/L61LvyzSRUNM9NPN3ybTpis4pNt0CbyUGsSwi6s6NT hYPOje32QAsSIw1R+qW0Op9HVEHwg+nBnqDjqex1H0UmeYl8DME4gqRYehk0kRn/uaOvrkmh6lM 4wclTRdzLU7vUE3lPFDmC4cZ2FkpOFk8lhg/7Y0/TXIc013feDztd5sIbIpDEdl4+bBokxfhZas OmXD72AVY9tW9pOKuQBHtWHAQcKjrCk7N1/oj9JMa7iio+qVO3KilWMYLHMV7b7vpJHuU1ITPYx Xebjooiu5oKVessWXswmtNrE6OsBT+xzr7HqmgzwgniRF8UAKWF5zpouTCA6P82iwUzqKinEuQm 0zYinr2hLTffEhYG+dwIFo8+o3U7zzrgANcicroxRRx+OTHmwtqIVzKXzQ0jK9V/4BhIFLlhanh 7P3mrULOoJTIiEqbAMOJ7rkpKqHclKtN1RLpoh0j4GKYnKqpETyMxY+8SoOXvvVyFQeZn5f9b8s TQXS6InwvwSrZ4w== X-Developer-Key: i=abel.vesa@oss.qualcomm.com; a=openpgp; fpr=6AFF162D57F4223A8770EF5AF7BF214136F41FAE X-Proofpoint-GUID: uYQm91bwQmN2yd38HjUvZSSEBSRa4xTR X-Proofpoint-Spam-Details-Enc: AW1haW4tMjUxMjExMDA3OCBTYWx0ZWRfX9eMUp8+MRBv+ /TwJ8V3Cn6iPZZf6w8rcn0HuJ+Ce+5js4bW76FE+cJ79Vb/GsHJvDeWGKnu1E1dlG9CL4kmfwwm QIzK8y5SikUxym7E4zJRcOLzJsiYC01TzgZBI1lir7FvxDleJViTbmtNP1mN/Kv7lEyUWSWW0XF McNiHu0ou4Zz6UU0KoO/3sK+riSrxgmOD/mjtPOEsqxeXxCRMog2QIsD9zBZ2e/EoBmhuqukol1 AKfgb6q6DcEs8FtRHzF1JfCDDTADTj7zK3fgeAXnd3C0Y1wSqatowrsDJebpJDSTJqDu/3YIzYh 1Uid3mtIFd1H+J/7SaAeVpWk6trIC9D6B6plVVSonlyDvvdkvj6ecemXx43kJlKoKJBv1oLlFCs wB7VDyWuqoZxRoE/E0duEAvvh6Y0kA== X-Authority-Analysis: v=2.4 cv=YokChoYX c=1 sm=1 tr=0 ts=693a9a44 cx=c_pps a=JbAStetqSzwMeJznSMzCyw==:117 a=DdBtMnqNxkYIvXj6ev4VzQ==:17 a=IkcTkHD0fZMA:10 a=wP3pNCr1ah4A:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=KKAkSRfTAAAA:8 a=EUspDBNiAAAA:8 a=4YCwYE_O2Fn-gSgt1roA:9 a=QEXdDO2ut3YA:10 a=uxP6HrT_eTzRwkO_Te1X:22 a=cvBusfyB2V15izCimMoJ:22 X-Proofpoint-ORIG-GUID: uYQm91bwQmN2yd38HjUvZSSEBSRa4xTR X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1121,Hydra:6.1.9,FMLib:17.12.100.49 definitions=2025-12-10_03,2025-12-09_03,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 priorityscore=1501 adultscore=0 malwarescore=0 lowpriorityscore=0 spamscore=0 clxscore=1015 suspectscore=0 bulkscore=0 impostorscore=0 phishscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2510240001 definitions=main-2512110078 From: Abel Vesa The Qualcomm Glymur platform has the new v8 version of the eDP/DP PHY. So rework the driver to support this new version and add the platform specific configuration data. While at it, add the rest of the AUX_CFG reset values for the v4 and v5 platforms, which makes the handling of the platforms specific array cleaner, as they are single sized now. Signed-off-by: Abel Vesa Signed-off-by: Abel Vesa Reviewed-by: Dmitry Baryshkov --- drivers/phy/qualcomm/phy-qcom-edp.c | 227 ++++++++++++++++++++++++++++++++= ++-- 1 file changed, 219 insertions(+), 8 deletions(-) diff --git a/drivers/phy/qualcomm/phy-qcom-edp.c b/drivers/phy/qualcomm/phy= -qcom-edp.c index f98fe83de42e..13feab99feec 100644 --- a/drivers/phy/qualcomm/phy-qcom-edp.c +++ b/drivers/phy/qualcomm/phy-qcom-edp.c @@ -26,6 +26,8 @@ #include "phy-qcom-qmp-qserdes-com-v4.h" #include "phy-qcom-qmp-qserdes-com-v6.h" =20 +#include "phy-qcom-qmp-qserdes-dp-com-v8.h" + /* EDP_PHY registers */ #define DP_PHY_CFG 0x0010 #define DP_PHY_CFG_1 0x0014 @@ -76,6 +78,7 @@ struct phy_ver_ops { int (*com_power_on)(const struct qcom_edp *edp); int (*com_resetsm_cntrl)(const struct qcom_edp *edp); int (*com_bias_en_clkbuflr)(const struct qcom_edp *edp); + int (*com_clk_fwd_cfg)(const struct qcom_edp *edp); int (*com_configure_pll)(const struct qcom_edp *edp); int (*com_configure_ssc)(const struct qcom_edp *edp); }; @@ -83,6 +86,7 @@ struct phy_ver_ops { struct qcom_edp_phy_cfg { bool is_edp; const u8 *aux_cfg; + const u8 *vco_div_cfg; const struct qcom_edp_swing_pre_emph_cfg *swing_pre_emph_cfg; const struct phy_ver_ops *ver_ops; }; @@ -181,8 +185,12 @@ static const struct qcom_edp_swing_pre_emph_cfg edp_ph= y_swing_pre_emph_cfg =3D { .pre_emphasis_hbr3_hbr2 =3D &edp_pre_emp_hbr2_hbr3, }; =20 -static const u8 edp_phy_aux_cfg_v4[10] =3D { - 0x00, 0x13, 0x24, 0x00, 0x0a, 0x26, 0x0a, 0x03, 0x37, 0x03 +static const u8 edp_phy_aux_cfg_v4[DP_AUX_CFG_SIZE] =3D { + 0x00, 0x13, 0x24, 0x00, 0x0a, 0x26, 0x0a, 0x03, 0x37, 0x03, 0x02, 0x02, 0= x00, +}; + +static const u8 edp_phy_vco_div_cfg_v4[4] =3D { + 0x01, 0x01, 0x02, 0x00, }; =20 static const u8 edp_pre_emp_hbr_rbr_v5[4][4] =3D { @@ -206,8 +214,16 @@ static const struct qcom_edp_swing_pre_emph_cfg edp_ph= y_swing_pre_emph_cfg_v5 =3D .pre_emphasis_hbr3_hbr2 =3D &edp_pre_emp_hbr2_hbr3_v5, }; =20 -static const u8 edp_phy_aux_cfg_v5[10] =3D { - 0x00, 0x13, 0xa4, 0x00, 0x0a, 0x26, 0x0a, 0x03, 0x37, 0x03 +static const u8 edp_phy_aux_cfg_v5[DP_AUX_CFG_SIZE] =3D { + 0x00, 0x13, 0xa4, 0x00, 0x0a, 0x26, 0x0a, 0x03, 0x37, 0x03, 0x02, 0x02, 0= x00, +}; + +static const u8 edp_phy_aux_cfg_v8[DP_AUX_CFG_SIZE] =3D { + 0x00, 0x00, 0xa0, 0x00, 0x0a, 0x26, 0x0a, 0x03, 0x37, 0x03, 0x02, 0x02, 0= x04, +}; + +static const u8 edp_phy_vco_div_cfg_v8[4] =3D { + 0x00, 0x00, 0x02, 0x01, }; =20 static int qcom_edp_phy_init(struct phy *phy) @@ -226,6 +242,10 @@ static int qcom_edp_phy_init(struct phy *phy) =20 memcpy(aux_cfg, edp->cfg->aux_cfg, sizeof(aux_cfg)); =20 + ret =3D edp->cfg->ver_ops->com_clk_fwd_cfg(edp); + if (ret) + return ret; + writel(DP_PHY_PD_CTL_PWRDN | DP_PHY_PD_CTL_AUX_PWRDN | DP_PHY_PD_CTL_PLL_PWRDN | DP_PHY_PD_CTL_DP_CLAMP_EN, edp->edp + DP_PHY_PD_CTL); @@ -345,22 +365,22 @@ static int qcom_edp_set_vco_div(const struct qcom_edp= *edp, unsigned long *pixel =20 switch (dp_opts->link_rate) { case 1620: - vco_div =3D 0x1; + vco_div =3D edp->cfg->vco_div_cfg[0]; *pixel_freq =3D 1620000000UL / 2; break; =20 case 2700: - vco_div =3D 0x1; + vco_div =3D edp->cfg->vco_div_cfg[1]; *pixel_freq =3D 2700000000UL / 2; break; =20 case 5400: - vco_div =3D 0x2; + vco_div =3D edp->cfg->vco_div_cfg[2]; *pixel_freq =3D 5400000000UL / 4; break; =20 case 8100: - vco_div =3D 0x0; + vco_div =3D edp->cfg->vco_div_cfg[3]; *pixel_freq =3D 8100000000UL / 6; break; =20 @@ -398,6 +418,11 @@ static int qcom_edp_phy_com_resetsm_cntrl_v4(const str= uct qcom_edp *edp) val, val & BIT(0), 500, 10000); } =20 +static int qcom_edp_com_clk_fwd_cfg_v4(const struct qcom_edp *edp) +{ + return 0; +} + static int qcom_edp_com_bias_en_clkbuflr_v4(const struct qcom_edp *edp) { /* Turn on BIAS current for PHY/PLL */ @@ -530,6 +555,7 @@ static const struct phy_ver_ops qcom_edp_phy_ops_v4 =3D= { .com_power_on =3D qcom_edp_phy_power_on_v4, .com_resetsm_cntrl =3D qcom_edp_phy_com_resetsm_cntrl_v4, .com_bias_en_clkbuflr =3D qcom_edp_com_bias_en_clkbuflr_v4, + .com_clk_fwd_cfg =3D qcom_edp_com_clk_fwd_cfg_v4, .com_configure_pll =3D qcom_edp_com_configure_pll_v4, .com_configure_ssc =3D qcom_edp_com_configure_ssc_v4, }; @@ -537,17 +563,20 @@ static const struct phy_ver_ops qcom_edp_phy_ops_v4 = =3D { static const struct qcom_edp_phy_cfg sa8775p_dp_phy_cfg =3D { .is_edp =3D false, .aux_cfg =3D edp_phy_aux_cfg_v5, + .vco_div_cfg =3D edp_phy_vco_div_cfg_v4, .swing_pre_emph_cfg =3D &edp_phy_swing_pre_emph_cfg_v5, .ver_ops =3D &qcom_edp_phy_ops_v4, }; =20 static const struct qcom_edp_phy_cfg sc7280_dp_phy_cfg =3D { .aux_cfg =3D edp_phy_aux_cfg_v4, + .vco_div_cfg =3D edp_phy_vco_div_cfg_v4, .ver_ops =3D &qcom_edp_phy_ops_v4, }; =20 static const struct qcom_edp_phy_cfg sc8280xp_dp_phy_cfg =3D { .aux_cfg =3D edp_phy_aux_cfg_v4, + .vco_div_cfg =3D edp_phy_vco_div_cfg_v4, .swing_pre_emph_cfg =3D &dp_phy_swing_pre_emph_cfg, .ver_ops =3D &qcom_edp_phy_ops_v4, }; @@ -555,6 +584,7 @@ static const struct qcom_edp_phy_cfg sc8280xp_dp_phy_cf= g =3D { static const struct qcom_edp_phy_cfg sc8280xp_edp_phy_cfg =3D { .is_edp =3D true, .aux_cfg =3D edp_phy_aux_cfg_v4, + .vco_div_cfg =3D edp_phy_vco_div_cfg_v4, .swing_pre_emph_cfg =3D &edp_phy_swing_pre_emph_cfg, .ver_ops =3D &qcom_edp_phy_ops_v4, }; @@ -734,10 +764,190 @@ static const struct phy_ver_ops qcom_edp_phy_ops_v6 = =3D { =20 static struct qcom_edp_phy_cfg x1e80100_phy_cfg =3D { .aux_cfg =3D edp_phy_aux_cfg_v4, + .vco_div_cfg =3D edp_phy_vco_div_cfg_v4, .swing_pre_emph_cfg =3D &dp_phy_swing_pre_emph_cfg, .ver_ops =3D &qcom_edp_phy_ops_v6, }; =20 +static int qcom_edp_com_configure_ssc_v8(const struct qcom_edp *edp) +{ + const struct phy_configure_opts_dp *dp_opts =3D &edp->dp_opts; + u32 step1; + u32 step2; + + switch (dp_opts->link_rate) { + case 1620: + case 2700: + case 8100: + step1 =3D 0x5b; + step2 =3D 0x02; + break; + + case 5400: + step1 =3D 0x5b; + step2 =3D 0x02; + break; + + default: + /* Other link rates aren't supported */ + return -EINVAL; + } + + writel(0x01, edp->pll + DP_QSERDES_V8_COM_SSC_EN_CENTER); + writel(0x00, edp->pll + DP_QSERDES_V8_COM_SSC_ADJ_PER1); + writel(0x6b, edp->pll + DP_QSERDES_V8_COM_SSC_PER1); + writel(0x02, edp->pll + DP_QSERDES_V8_COM_SSC_PER2); + writel(step1, edp->pll + DP_QSERDES_V8_COM_SSC_STEP_SIZE1_MODE0); + writel(step2, edp->pll + DP_QSERDES_V8_COM_SSC_STEP_SIZE2_MODE0); + + return 0; +} + +static int qcom_edp_com_configure_pll_v8(const struct qcom_edp *edp) +{ + const struct phy_configure_opts_dp *dp_opts =3D &edp->dp_opts; + u32 div_frac_start2_mode0; + u32 div_frac_start3_mode0; + u32 dec_start_mode0; + u32 lock_cmp1_mode0; + u32 lock_cmp2_mode0; + u32 code1_mode0; + u32 code2_mode0; + u32 hsclk_sel; + + switch (dp_opts->link_rate) { + case 1620: + hsclk_sel =3D 0x5; + dec_start_mode0 =3D 0x34; + div_frac_start2_mode0 =3D 0xc0; + div_frac_start3_mode0 =3D 0x0b; + lock_cmp1_mode0 =3D 0x37; + lock_cmp2_mode0 =3D 0x04; + code1_mode0 =3D 0x71; + code2_mode0 =3D 0x0c; + break; + + case 2700: + hsclk_sel =3D 0x3; + dec_start_mode0 =3D 0x34; + div_frac_start2_mode0 =3D 0xc0; + div_frac_start3_mode0 =3D 0x0b; + lock_cmp1_mode0 =3D 0x07; + lock_cmp2_mode0 =3D 0x07; + code1_mode0 =3D 0x71; + code2_mode0 =3D 0x0c; + break; + + case 5400: + case 8100: + hsclk_sel =3D 0x2; + dec_start_mode0 =3D 0x4f; + div_frac_start2_mode0 =3D 0xa0; + div_frac_start3_mode0 =3D 0x01; + lock_cmp1_mode0 =3D 0x18; + lock_cmp2_mode0 =3D 0x15; + code1_mode0 =3D 0x14; + code2_mode0 =3D 0x25; + break; + + default: + /* Other link rates aren't supported */ + return -EINVAL; + } + + writel(0x01, edp->pll + DP_QSERDES_V8_COM_SVS_MODE_CLK_SEL); + writel(0x3b, edp->pll + DP_QSERDES_V8_COM_SYSCLK_EN_SEL); + writel(0x02, edp->pll + DP_QSERDES_V8_COM_SYS_CLK_CTRL); + writel(0x0c, edp->pll + DP_QSERDES_V8_COM_CLK_ENABLE1); + writel(0x06, edp->pll + DP_QSERDES_V8_COM_SYSCLK_BUF_ENABLE); + writel(0x30, edp->pll + DP_QSERDES_V8_COM_CLK_SELECT); + writel(hsclk_sel, edp->pll + DP_QSERDES_V8_COM_HSCLK_SEL_1); + writel(0x07, edp->pll + DP_QSERDES_V8_COM_PLL_IVCO); + writel(0x00, edp->pll + DP_QSERDES_V8_COM_LOCK_CMP_EN); + writel(0x36, edp->pll + DP_QSERDES_V8_COM_PLL_CCTRL_MODE0); + writel(0x16, edp->pll + DP_QSERDES_V8_COM_PLL_RCTRL_MODE0); + writel(0x06, edp->pll + DP_QSERDES_V8_COM_CP_CTRL_MODE0); + writel(dec_start_mode0, edp->pll + DP_QSERDES_V8_COM_DEC_START_MODE0); + writel(0x00, edp->pll + DP_QSERDES_V8_COM_DIV_FRAC_START1_MODE0); + writel(div_frac_start2_mode0, edp->pll + DP_QSERDES_V8_COM_DIV_FRAC_START= 2_MODE0); + writel(div_frac_start3_mode0, edp->pll + DP_QSERDES_V8_COM_DIV_FRAC_START= 3_MODE0); + writel(0x96, edp->pll + DP_QSERDES_V8_COM_CMN_CONFIG_1); + writel(0x3f, edp->pll + DP_QSERDES_V8_COM_INTEGLOOP_GAIN0_MODE0); + writel(0x00, edp->pll + DP_QSERDES_V8_COM_INTEGLOOP_GAIN1_MODE0); + writel(0x00, edp->pll + DP_QSERDES_V8_COM_VCO_TUNE_MAP); + writel(lock_cmp1_mode0, edp->pll + DP_QSERDES_V8_COM_LOCK_CMP1_MODE0); + writel(lock_cmp2_mode0, edp->pll + DP_QSERDES_V8_COM_LOCK_CMP2_MODE0); + + writel(0x0a, edp->pll + DP_QSERDES_V8_COM_BG_TIMER); + writel(0x0a, edp->pll + DP_QSERDES_V8_COM_CORECLK_DIV_MODE0); + writel(0x00, edp->pll + DP_QSERDES_V8_COM_VCO_TUNE_CTRL); + writel(0x1f, edp->pll + DP_QSERDES_V8_COM_BIAS_EN_CLKBUFLR_EN); + writel(0x00, edp->pll + DP_QSERDES_V8_COM_CORE_CLK_EN); + writel(0xa0, edp->pll + DP_QSERDES_V8_COM_VCO_TUNE1_MODE0); + writel(0x01, edp->pll + DP_QSERDES_V8_COM_VCO_TUNE2_MODE0); + + writel(code1_mode0, edp->pll + DP_QSERDES_V8_COM_BIN_VCOCAL_CMP_CODE1_MOD= E0); + writel(code2_mode0, edp->pll + DP_QSERDES_V8_COM_BIN_VCOCAL_CMP_CODE2_MOD= E0); + + return 0; +} + + +static int qcom_edp_phy_com_resetsm_cntrl_v8(const struct qcom_edp *edp) +{ + u32 val; + + writel(0x20, edp->pll + DP_QSERDES_V8_COM_RESETSM_CNTRL); + + return readl_poll_timeout(edp->pll + DP_QSERDES_V8_COM_C_READY_STATUS, + val, val & BIT(0), 500, 10000); +} + +static int qcom_edp_com_clk_fwd_cfg_v8(const struct qcom_edp *edp) +{ + writel(0x3f, edp->pll + DP_QSERDES_V8_COM_CLK_FWD_CONFIG_1); + + return 0; +} + +static int qcom_edp_com_bias_en_clkbuflr_v8(const struct qcom_edp *edp) +{ + /* Turn on BIAS current for PHY/PLL */ + writel(0x1f, edp->pll + DP_QSERDES_V8_COM_BIAS_EN_CLKBUFLR_EN); + + return 0; +} + +static int qcom_edp_phy_power_on_v8(const struct qcom_edp *edp) +{ + u32 val; + + writel(DP_PHY_PD_CTL_PWRDN | DP_PHY_PD_CTL_AUX_PWRDN | + DP_PHY_PD_CTL_LANE_0_1_PWRDN | DP_PHY_PD_CTL_LANE_2_3_PWRDN | + DP_PHY_PD_CTL_PLL_PWRDN | DP_PHY_PD_CTL_DP_CLAMP_EN, + edp->edp + DP_PHY_PD_CTL); + writel(0xfc, edp->edp + DP_PHY_MODE); + + return readl_poll_timeout(edp->pll + DP_QSERDES_V8_COM_CMN_STATUS, + val, val & BIT(7), 5, 200); +} + +static const struct phy_ver_ops qcom_edp_phy_ops_v8 =3D { + .com_power_on =3D qcom_edp_phy_power_on_v8, + .com_resetsm_cntrl =3D qcom_edp_phy_com_resetsm_cntrl_v8, + .com_bias_en_clkbuflr =3D qcom_edp_com_bias_en_clkbuflr_v8, + .com_clk_fwd_cfg =3D qcom_edp_com_clk_fwd_cfg_v8, + .com_configure_pll =3D qcom_edp_com_configure_pll_v8, + .com_configure_ssc =3D qcom_edp_com_configure_ssc_v8, +}; + +static struct qcom_edp_phy_cfg glymur_phy_cfg =3D { + .aux_cfg =3D edp_phy_aux_cfg_v8, + .vco_div_cfg =3D edp_phy_vco_div_cfg_v8, + .swing_pre_emph_cfg =3D &edp_phy_swing_pre_emph_cfg_v5, + .ver_ops =3D &qcom_edp_phy_ops_v8, +}; + static int qcom_edp_phy_power_on(struct phy *phy) { const struct qcom_edp *edp =3D phy_get_drvdata(phy); @@ -1133,6 +1343,7 @@ static int qcom_edp_phy_probe(struct platform_device = *pdev) } =20 static const struct of_device_id qcom_edp_phy_match_table[] =3D { + { .compatible =3D "qcom,glymur-dp-phy", .data =3D &glymur_phy_cfg, }, { .compatible =3D "qcom,sa8775p-edp-phy", .data =3D &sa8775p_dp_phy_cfg, = }, { .compatible =3D "qcom,sc7280-edp-phy", .data =3D &sc7280_dp_phy_cfg, }, { .compatible =3D "qcom,sc8180x-edp-phy", .data =3D &sc7280_dp_phy_cfg, }, --=20 2.48.1