From nobody Sun Dec 14 12:13:05 2025 Received: from mail-wm1-f54.google.com (mail-wm1-f54.google.com [209.85.128.54]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id C5E412FDC53 for ; Wed, 10 Dec 2025 05:25:21 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.54 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1765344323; cv=none; b=Q1BqOYzpKUZiDo4ybJHhP/IyNnj2khJBNRipmzytG71iMdbxXXsD5g+rDxSry46zIRiCgeTgsoQ9VHTp+qhKfWgjubqjHOCRjqOU68SfqrFvBj2c6fWfsrJP5wGRe9ac9A3W/L2K31fS5+v2woR3zG2qHbGs6SMVR4iQPGrGNDk= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1765344323; c=relaxed/simple; bh=rRE+Pn6uRjeIMKhh5F8RB2UlR4gSdwImg4JvNVWYId0=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=DjSi47/nnFUoZrZVKeK98KqfBS6/fEflAnpLUOieU89p+nNoeL84pUda47OVhwFA3oz/7xB4FB1G9hkSGjgFVpTAdsF6YhrkSyKHM81QYljkolmYwJDn1lSJd2UqzdH5NkzzqmM4WGrkAWpTmiK8nxKoWQluaQIQQYTqY8gpcjo= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=xPSyCIZe; arc=none smtp.client-ip=209.85.128.54 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="xPSyCIZe" Received: by mail-wm1-f54.google.com with SMTP id 5b1f17b1804b1-47774d3536dso4651285e9.0 for ; Tue, 09 Dec 2025 21:25:21 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1765344320; x=1765949120; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=4cI6o8go+UXL/S5TqQXusywCs+KEzzJC/G+A907W08g=; b=xPSyCIZenDPC1OgdI9oTEOXmV7JSnb9S3NAjdBV9Z9A25oUP8OALMiwrVCeD0ms2tD m98EV9K8w+MYPHP7ZhMw26cx1JxSmfPgEKvQ1Zrr2SSEfacxYClqq8Ai/0i3ap+dlG19 mW9tTWFyPLFfhtom7uOemJH8cCFHK7AQNh1J3Jc/JNiOrXW9oX6qQ9/kNpc41Q80qmme +uNBXHUinVDegT6J7HtSi6pIJhBhHaKkjgW0wC5KlezKYm+ryXRYUS7bl22HYK/1ULaH EwUROBakfEtl0rAo0kTygY78JCkIgBdLvmDLh9lFK9/psJZIErn41jztFQHl7nutfoo0 yJQA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1765344320; x=1765949120; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=4cI6o8go+UXL/S5TqQXusywCs+KEzzJC/G+A907W08g=; b=OjVvmGJ1/hwvJqo7Q1krTr2jycs4MLq4sLAJAFEt1VP6VYqmuiBweIk5Huhg4xiXzY JEePwuBYDciJdhQb/EMU6U29HJ9M2Bnk301HSIxx/AKQM3Sh5/RO1PhmZyZPZ9bRzVRG mM/YdxJrdulU7dymbcNxPCtKDwGNDxVbUrKz6JKz4vbheypQeWSp01uMk8L+MDkHTqzL yYnYmrHCWD+0j7zKGWzOgBxObXh7L5duaSMbQGFRssavmQNI7P/5NhAJw6FOuXFCQGHZ cP1bySa/I4MW2RBXmJEM8yTAX4WFMFaQRREXsHxL9Xn2ZtSLLJNvQYYBa3/2kmYbn7+3 0q6A== X-Forwarded-Encrypted: i=1; AJvYcCWII6CS8whuJxaadJfbJlwXqra1NX5NssyDsfCsLLbyxVXSToXuDDPAJXITYtWPVMNxxqW2Fn7SjNDW6Y4=@vger.kernel.org X-Gm-Message-State: AOJu0YxRci7XfCkcLVOcpEeZuDWM3A6fMpW1WgJeAjAIa2Z5AICzyJqA PoyQatr8g8D9Bm3Z+56DE3WQS0YTeojXKxEwqPpiX0wxsS955XdZKPbmwKGnQP9l+RU= X-Gm-Gg: ASbGncumDzQF7eiFWYKEhwjxUI8n+EJ9IuXeNwk2IuAdKO87/WEhUoojoc3hSI2NhhD ewFQci4hX0tJPgclVjwFBRikRKI1IMv5cEdgNwo1xFlQ4zsWwb+mFkjM3D2vFwlZiZDUIQucu5w 4XWzL6whp3UtVZhPtv3Hqxjd77KjCqbHZX/VyzPram8nnFR4wrK2flVA3fMSba5yTFG6f4RNl94 yGdqY3ezP/iuw2nZoy7fcldqBjhCJm70Oz87DENRfo0MG0NxIQA1/ER/wPXLaIZxTJftTkk0PmD MLVhwmRgr0VaXNCtGp5cCnjCRLiNrrXvghSwmQTs0slW/PPgTzWFAYad+qNxzb0U97oHemloFn0 otWZjGhtaggnfj5RJyGQfxcgEp5UjVyvkzVG9uGabJ3LoLh/LBWt1dcYBi5OEF3gX8Z209ftVPB 0jv4A+iz2DRWGb3ovr4UC8TOfDYFZXURQ= X-Google-Smtp-Source: AGHT+IFm2uRrTxNeE4MWzwAU4VluA6mvY1no+6jYZZ3xTzIhUq0RwCW0mb7k9rZckuaKaPuIe8SKTw== X-Received: by 2002:a05:600c:4e92:b0:479:2a78:4a2e with SMTP id 5b1f17b1804b1-47a838d1688mr9398385e9.7.1765344320173; Tue, 09 Dec 2025 21:25:20 -0800 (PST) Received: from mai.box.freepro.com ([2a05:6e02:1041:c10:4fde:b93c:87db:86e6]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-47a7d3a75a3sm33485695e9.6.2025.12.09.21.25.19 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 09 Dec 2025 21:25:19 -0800 (PST) From: Daniel Lezcano To: wbg@kernel.org, robh@kernel.org, conor+dt@kernel.org, krzk+dt@kernel.org Cc: s32@nxp.com, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-iio@vger.kernel.org, Maxime Coquelin , Alexandre Torgue , linux-stm32@st-md-mailman.stormreply.com (moderated list:ARM/STM32 ARCHITECTURE), linux-arm-kernel@lists.infradead.org (moderated list:ARM/STM32 ARCHITECTURE) Subject: [PATCH v2 2/3] dt-bindings: counter: Add NXP System Timer Module Counter Date: Wed, 10 Dec 2025 06:24:46 +0100 Message-ID: <20251210052449.4154283-3-daniel.lezcano@linaro.org> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20251210052449.4154283-1-daniel.lezcano@linaro.org> References: <20251210052449.4154283-1-daniel.lezcano@linaro.org> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Add the System Timer Module description found on the NXP s32 platform when it is used as a counter and the compatible for the s32g2 variant. Reviewed-by: Rob Herring (Arm) Signed-off-by: Daniel Lezcano --- .../bindings/counter/nxp,s32g2-stm-cnt.yaml | 64 +++++++++++++++++++ 1 file changed, 64 insertions(+) create mode 100644 Documentation/devicetree/bindings/counter/nxp,s32g2-stm= -cnt.yaml diff --git a/Documentation/devicetree/bindings/counter/nxp,s32g2-stm-cnt.ya= ml b/Documentation/devicetree/bindings/counter/nxp,s32g2-stm-cnt.yaml new file mode 100644 index 000000000000..4d42996f5ad3 --- /dev/null +++ b/Documentation/devicetree/bindings/counter/nxp,s32g2-stm-cnt.yaml @@ -0,0 +1,64 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/counter/nxp,s32g2-stm-cnt.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: NXP System Timer Module (STM) + +maintainers: + - Daniel Lezcano + +description: + The System Timer Module supports commonly required system and application + software timing functions. STM includes a 32-bit count-up timer and four + 32-bit compare channels with a separate interrupt source for each channe= l. + The counter is driven by the STM module clock divided by an 8-bit presca= le + value. + +properties: + compatible: + oneOf: + - const: nxp,s32g2-stm-cnt + - items: + - const: nxp,s32g3-stm-cnt + - const: nxp,s32g2-stm-cnt + + reg: + maxItems: 1 + + interrupts: + maxItems: 1 + + clocks: + items: + - description: Counter clock + - description: Module clock + - description: Register clock + + clock-names: + items: + - const: counter + - const: module + - const: register + +required: + - compatible + - reg + - interrupts + - clocks + - clock-names + +additionalProperties: false + +examples: + - | + #include + + timer@4011c000 { + compatible =3D "nxp,s32g2-stm-cnt"; + reg =3D <0x4011c000 0x3000>; + interrupts =3D ; + clocks =3D <&clks 0x3b>, <&clks 0x3c>, <&clks 0x3c>; + clock-names =3D "counter", "module", "register"; + }; --=20 2.43.0