From nobody Thu Dec 18 06:17:25 2025 Received: from mail-wm1-f48.google.com (mail-wm1-f48.google.com [209.85.128.48]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id BBEFA22D7A9 for ; Wed, 10 Dec 2025 01:44:05 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.48 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1765331047; cv=none; b=S0ov4KON+kMAKoy3et7++fP6RQzYJIqmX6p1k0ErBtJkoY/aITl7ipyti6YAD6cKw3tK9jdi4q+3VZyU3tE3F6Z2CE/I5nApqsCN7qHiglLAgdtfBjS7wDzqdN42Y6qwciuFz173lkpeE3GBhGG48L0GhMYa8gvNtXxZpdJgB9Q= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1765331047; c=relaxed/simple; bh=XI4lYRmhSismtq3/ELTZaza6xilSunWDD+VaWKBs0/w=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=Otm+tlKGfJ6ciectPvaMJYLNE5Vz7S36bx2yo1YbERvgP1qKUQi2p9Csi08zjhzwCHbu6RGVVt+QOhAFD9MnbdjA3OX1vR0vSeyUxrFWvPSbNZ6TP3zOxnilbF2LxVAnCPa20CLbfw4zjvofhwnta6zJYURcTGYzJfiH6S6lhLI= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=fairphone.com; spf=pass smtp.mailfrom=fairphone.com; dkim=pass (2048-bit key) header.d=fairphone.com header.i=@fairphone.com header.b=S4e6Gyd1; arc=none smtp.client-ip=209.85.128.48 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=fairphone.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=fairphone.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=fairphone.com header.i=@fairphone.com header.b="S4e6Gyd1" Received: by mail-wm1-f48.google.com with SMTP id 5b1f17b1804b1-477a2ab455fso71840025e9.3 for ; Tue, 09 Dec 2025 17:44:05 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=fairphone.com; s=fair; t=1765331044; x=1765935844; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=Mt4WjG0W0q19OmnI9QBXdOvVdmS1ko/5DxfFU7nvRX4=; b=S4e6Gyd1SjUcxpDFEfKJlIA+HpmS+Kw1UEj2nssBJE5WPmtU9nROVck4ZHRGzDcfi7 E9YP1SkOaAbu0ZYBca0286w4cXEM6ZT7XgPQEKvMQ2Magnp8xDZvX1co7qSKtF5+Hr80 aOuouJcWlXrEtPtZJovgKkbmbTJ/7R9+3fPhyvVa+YiIy+WOKSdTK4j2+U/rzivbb0O4 SOlROWyKjyzZKIwYr3q2S5vwEkuykK/O19dQ14e0x8SKCRl6HFoRpLDPgsl7wRNptwwI 79G1iKkL2aqwyZrHyoXpCCVUYCS7GT01qMmi8KAiPaSt7Cb8LoahyKNUWRWzQeMsVNFZ O/oA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1765331044; x=1765935844; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=Mt4WjG0W0q19OmnI9QBXdOvVdmS1ko/5DxfFU7nvRX4=; b=RGtfjZDfdbhy8coOIfMs44xWdADQJ4dlYlJXWKUEWdCVMPL1Lu1wRXlhU3Germ/H13 ZwtpYeLAkCRqt1wry1rJB9husuwtDUPlQZJmjszb9jSUDCuYB3LgX/PJxe1h3r1p21pf zTOkisBXSsK1EA4So91n8MeolZpMWhoiEwMxuTZizr7GlkI9pl/BmlKUegMSDi/48Gtj xef7p0ZcD7qeScT3oyB2uNUMI1XBdTFI7FBLC+6PBl4MJ3aTf5t9u8uuRl6+it2i+Ln3 77gTfximzq3ooVAkuvPRrY06RbxbGPfVvOPjsaUViw/uwQlWvaOShVkCv1yiEKtx4+si o5lw== X-Forwarded-Encrypted: i=1; AJvYcCUOi+dmJFHvPOKxu9OIQF+kFAYZ7iezlq94dSK/Tg2ejkdMSV1RbaX7ExniStbEJVqlhurzzNxXCCK6JgI=@vger.kernel.org X-Gm-Message-State: AOJu0Yxfp/pefdUzPPJsyg1l9nEGdaH0JUc8s/zGi5tBEKoeZ5klhkFa 5J0kkicvJh+7pUncz8si0VRyr5pPIjjw69DCTLAvPVKCUuWc4eZlnVx1D72fS0DjfIw= X-Gm-Gg: ASbGncs5zZ/OP/aMHYOYv29gpd5F0IJ/CU9pblHpjjfRcxxGe3c8qY4LZyNEp/HLWmV Z/PFPdCYe1pawZHQQwX3pXEwuC7IbSTEUiC4EO0h/i8+ZReld/4AF4BQyIyyiHoF2dqC+8gJMK9 /6511g+fYNW7L4Fse71jewIdXGIl/drXyUWMzYv19d9pD7gbGrtmeelQfR+E9mjXJr3timK9/V0 NaX9I5kSq92c0+ARA7EU4ZH9yeyDMEDYXMo7w0sXveuDNy9O3/M1KB1MTIqDLuQtYpYZZfjUPjs dtfzJoyDG30hfCJo3KiuCeSwjBl8Pt67YMtokhfNhvg7Qk3SyWlqa/5Y/6zPBjbY8ayXd+fPCPf NBrVbIcDS/0KSPhTvQ6nikwMz+dmf4a9ZA/5PD1sWbAD4NMtryrac8E/XQju7IB1KLbCHqjnlTi QafsXh8LQcQPvZcJRkIKveZUF5t81HmJ58XPwa8HN/PmJORp93Gg== X-Google-Smtp-Source: AGHT+IHWWLr0DhBakQkIgDcOAqKdZ1ODTrL388GNUGyz0XsgeupSnN05Wl5WF+21O8AY09feCkBJ5w== X-Received: by 2002:a05:600c:4e92:b0:477:9976:9e1a with SMTP id 5b1f17b1804b1-47a8374de44mr6993825e9.6.1765331044069; Tue, 09 Dec 2025 17:44:04 -0800 (PST) Received: from [10.200.8.8] (p99249-ipoefx.ipoe.ocn.ne.jp. [153.246.134.248]) by smtp.gmail.com with ESMTPSA id 98e67ed59e1d1-34a7000c984sm705234a91.6.2025.12.09.17.43.58 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 09 Dec 2025 17:44:03 -0800 (PST) From: Luca Weiss Date: Wed, 10 Dec 2025 10:43:29 +0900 Subject: [PATCH v4 5/9] arm64: dts: qcom: pm8550vs: Disable different PMIC SIDs by default Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20251210-sm7635-fp6-initial-v4-5-b05fddd8b45c@fairphone.com> References: <20251210-sm7635-fp6-initial-v4-0-b05fddd8b45c@fairphone.com> In-Reply-To: <20251210-sm7635-fp6-initial-v4-0-b05fddd8b45c@fairphone.com> To: "Rafael J. Wysocki" , Viresh Kumar , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Manivannan Sadhasivam , Herbert Xu , "David S. Miller" , Vinod Koul , Thomas Gleixner , Bjorn Andersson , Konrad Dybcio Cc: ~postmarketos/upstreaming@lists.sr.ht, phone-devel@vger.kernel.org, linux-pm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-msm@vger.kernel.org, linux-crypto@vger.kernel.org, Luca Weiss , Konrad Dybcio X-Mailer: b4 0.14.3 X-Developer-Signature: v=1; a=ed25519-sha256; t=1765331010; l=7651; i=luca.weiss@fairphone.com; s=20250611; h=from:subject:message-id; bh=XI4lYRmhSismtq3/ELTZaza6xilSunWDD+VaWKBs0/w=; b=xW7TGKmLG5/XAytZdY9wYxVnTZPxIyaVaKdBApDDl58eSio+hjSXifwQs/wQc1rZnEi7YhI3x 40XQJqkfnGrCbX0FeIS0jeKMwqVFphygxaevSgu4It6OZRS+b11rxL3 X-Developer-Key: i=luca.weiss@fairphone.com; a=ed25519; pk=O1aw+AAust5lEmgrNJ1Bs7PTY0fEsJm+mdkjExA69q8= Keep the different PMIC definitions in pm8550vs.dtsi disabled by default, and only enable them in boards explicitly. This allows to support boards better which only have pm8550vs_c, like the Milos/SM7635-based Fairphone (Gen. 6). Note: I assume that at least some of these devices with PM8550VS also don't have _c, _d, _e and _g, but this patch is keeping the resulting devicetree the same as before this change, disabling them on boards that don't actually have those is out of scope for this patch. Reviewed-by: Konrad Dybcio Signed-off-by: Luca Weiss --- arch/arm64/boot/dts/qcom/pm8550vs.dtsi | 8 ++++++++ arch/arm64/boot/dts/qcom/qcs8550-aim300.dtsi | 16 ++++++++++++= ++++ arch/arm64/boot/dts/qcom/sm8550-hdk.dts | 16 ++++++++++++= ++++ arch/arm64/boot/dts/qcom/sm8550-mtp.dts | 16 ++++++++++++= ++++ arch/arm64/boot/dts/qcom/sm8550-qrd.dts | 16 ++++++++++++= ++++ arch/arm64/boot/dts/qcom/sm8550-samsung-q5q.dts | 16 ++++++++++++= ++++ .../boot/dts/qcom/sm8550-sony-xperia-yodo-pdx234.dts | 16 ++++++++++++= ++++ arch/arm64/boot/dts/qcom/sm8650-hdk.dts | 16 ++++++++++++= ++++ arch/arm64/boot/dts/qcom/sm8650-mtp.dts | 16 ++++++++++++= ++++ arch/arm64/boot/dts/qcom/sm8650-qrd.dts | 16 ++++++++++++= ++++ 10 files changed, 152 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/pm8550vs.dtsi b/arch/arm64/boot/dts/q= com/pm8550vs.dtsi index 6426b431616b..7b5898c263ad 100644 --- a/arch/arm64/boot/dts/qcom/pm8550vs.dtsi +++ b/arch/arm64/boot/dts/qcom/pm8550vs.dtsi @@ -98,6 +98,8 @@ pm8550vs_c: pmic@2 { #address-cells =3D <1>; #size-cells =3D <0>; =20 + status =3D "disabled"; + pm8550vs_c_temp_alarm: temp-alarm@a00 { compatible =3D "qcom,spmi-temp-alarm"; reg =3D <0xa00>; @@ -122,6 +124,8 @@ pm8550vs_d: pmic@3 { #address-cells =3D <1>; #size-cells =3D <0>; =20 + status =3D "disabled"; + pm8550vs_d_temp_alarm: temp-alarm@a00 { compatible =3D "qcom,spmi-temp-alarm"; reg =3D <0xa00>; @@ -146,6 +150,8 @@ pm8550vs_e: pmic@4 { #address-cells =3D <1>; #size-cells =3D <0>; =20 + status =3D "disabled"; + pm8550vs_e_temp_alarm: temp-alarm@a00 { compatible =3D "qcom,spmi-temp-alarm"; reg =3D <0xa00>; @@ -170,6 +176,8 @@ pm8550vs_g: pmic@6 { #address-cells =3D <1>; #size-cells =3D <0>; =20 + status =3D "disabled"; + pm8550vs_g_temp_alarm: temp-alarm@a00 { compatible =3D "qcom,spmi-temp-alarm"; reg =3D <0xa00>; diff --git a/arch/arm64/boot/dts/qcom/qcs8550-aim300.dtsi b/arch/arm64/boot= /dts/qcom/qcs8550-aim300.dtsi index e6ac529e6b72..e6ebb643203b 100644 --- a/arch/arm64/boot/dts/qcom/qcs8550-aim300.dtsi +++ b/arch/arm64/boot/dts/qcom/qcs8550-aim300.dtsi @@ -366,6 +366,22 @@ &pm8550b_eusb2_repeater { vdd3-supply =3D <&vreg_l5b_3p1>; }; =20 +&pm8550vs_c { + status =3D "okay"; +}; + +&pm8550vs_d { + status =3D "okay"; +}; + +&pm8550vs_e { + status =3D "okay"; +}; + +&pm8550vs_g { + status =3D "okay"; +}; + &sleep_clk { clock-frequency =3D <32764>; }; diff --git a/arch/arm64/boot/dts/qcom/sm8550-hdk.dts b/arch/arm64/boot/dts/= qcom/sm8550-hdk.dts index 599850c48494..ee13e6136a82 100644 --- a/arch/arm64/boot/dts/qcom/sm8550-hdk.dts +++ b/arch/arm64/boot/dts/qcom/sm8550-hdk.dts @@ -1107,6 +1107,22 @@ &pm8550b_eusb2_repeater { vdd3-supply =3D <&vreg_l5b_3p1>; }; =20 +&pm8550vs_c { + status =3D "okay"; +}; + +&pm8550vs_d { + status =3D "okay"; +}; + +&pm8550vs_e { + status =3D "okay"; +}; + +&pm8550vs_g { + status =3D "okay"; +}; + &pon_pwrkey { status =3D "okay"; }; diff --git a/arch/arm64/boot/dts/qcom/sm8550-mtp.dts b/arch/arm64/boot/dts/= qcom/sm8550-mtp.dts index f430038bd402..94ed1c221856 100644 --- a/arch/arm64/boot/dts/qcom/sm8550-mtp.dts +++ b/arch/arm64/boot/dts/qcom/sm8550-mtp.dts @@ -789,6 +789,22 @@ &pm8550b_eusb2_repeater { vdd3-supply =3D <&vreg_l5b_3p1>; }; =20 +&pm8550vs_c { + status =3D "okay"; +}; + +&pm8550vs_d { + status =3D "okay"; +}; + +&pm8550vs_e { + status =3D "okay"; +}; + +&pm8550vs_g { + status =3D "okay"; +}; + &qupv3_id_0 { status =3D "okay"; }; diff --git a/arch/arm64/boot/dts/qcom/sm8550-qrd.dts b/arch/arm64/boot/dts/= qcom/sm8550-qrd.dts index 05c98fe2c25b..3fd261377a0c 100644 --- a/arch/arm64/boot/dts/qcom/sm8550-qrd.dts +++ b/arch/arm64/boot/dts/qcom/sm8550-qrd.dts @@ -1003,6 +1003,22 @@ &pm8550b_eusb2_repeater { vdd3-supply =3D <&vreg_l5b_3p1>; }; =20 +&pm8550vs_c { + status =3D "okay"; +}; + +&pm8550vs_d { + status =3D "okay"; +}; + +&pm8550vs_e { + status =3D "okay"; +}; + +&pm8550vs_g { + status =3D "okay"; +}; + &pon_pwrkey { status =3D "okay"; }; diff --git a/arch/arm64/boot/dts/qcom/sm8550-samsung-q5q.dts b/arch/arm64/b= oot/dts/qcom/sm8550-samsung-q5q.dts index b4ef40ae2cd9..81c02ee27fe9 100644 --- a/arch/arm64/boot/dts/qcom/sm8550-samsung-q5q.dts +++ b/arch/arm64/boot/dts/qcom/sm8550-samsung-q5q.dts @@ -533,6 +533,22 @@ volume_up_n: volume-up-n-state { }; }; =20 +&pm8550vs_c { + status =3D "okay"; +}; + +&pm8550vs_d { + status =3D "okay"; +}; + +&pm8550vs_e { + status =3D "okay"; +}; + +&pm8550vs_g { + status =3D "okay"; +}; + &pon_pwrkey { status =3D "okay"; }; diff --git a/arch/arm64/boot/dts/qcom/sm8550-sony-xperia-yodo-pdx234.dts b/= arch/arm64/boot/dts/qcom/sm8550-sony-xperia-yodo-pdx234.dts index d90dc7b37c4a..0e6ed6fce614 100644 --- a/arch/arm64/boot/dts/qcom/sm8550-sony-xperia-yodo-pdx234.dts +++ b/arch/arm64/boot/dts/qcom/sm8550-sony-xperia-yodo-pdx234.dts @@ -661,6 +661,22 @@ focus_n: focus-n-state { }; }; =20 +&pm8550vs_c { + status =3D "okay"; +}; + +&pm8550vs_d { + status =3D "okay"; +}; + +&pm8550vs_e { + status =3D "okay"; +}; + +&pm8550vs_g { + status =3D "okay"; +}; + &pm8550vs_g_gpios { cam_pwr_a_cs: cam-pwr-a-cs-state { pins =3D "gpio4"; diff --git a/arch/arm64/boot/dts/qcom/sm8650-hdk.dts b/arch/arm64/boot/dts/= qcom/sm8650-hdk.dts index 5bf1af3308ce..eabc828c05b4 100644 --- a/arch/arm64/boot/dts/qcom/sm8650-hdk.dts +++ b/arch/arm64/boot/dts/qcom/sm8650-hdk.dts @@ -1046,6 +1046,22 @@ &pm8550b_eusb2_repeater { vdd3-supply =3D <&vreg_l5b_3p1>; }; =20 +&pm8550vs_c { + status =3D "okay"; +}; + +&pm8550vs_d { + status =3D "okay"; +}; + +&pm8550vs_e { + status =3D "okay"; +}; + +&pm8550vs_g { + status =3D "okay"; +}; + &pon_pwrkey { status =3D "okay"; }; diff --git a/arch/arm64/boot/dts/qcom/sm8650-mtp.dts b/arch/arm64/boot/dts/= qcom/sm8650-mtp.dts index c67bbace2743..bb688a5d21c2 100644 --- a/arch/arm64/boot/dts/qcom/sm8650-mtp.dts +++ b/arch/arm64/boot/dts/qcom/sm8650-mtp.dts @@ -692,6 +692,22 @@ &pm8550b_eusb2_repeater { vdd3-supply =3D <&vreg_l5b_3p1>; }; =20 +&pm8550vs_c { + status =3D "okay"; +}; + +&pm8550vs_d { + status =3D "okay"; +}; + +&pm8550vs_e { + status =3D "okay"; +}; + +&pm8550vs_g { + status =3D "okay"; +}; + &qupv3_id_1 { status =3D "okay"; }; diff --git a/arch/arm64/boot/dts/qcom/sm8650-qrd.dts b/arch/arm64/boot/dts/= qcom/sm8650-qrd.dts index b2feac61a89f..809fd6080a99 100644 --- a/arch/arm64/boot/dts/qcom/sm8650-qrd.dts +++ b/arch/arm64/boot/dts/qcom/sm8650-qrd.dts @@ -1002,6 +1002,22 @@ &pm8550b_eusb2_repeater { vdd3-supply =3D <&vreg_l5b_3p1>; }; =20 +&pm8550vs_c { + status =3D "okay"; +}; + +&pm8550vs_d { + status =3D "okay"; +}; + +&pm8550vs_e { + status =3D "okay"; +}; + +&pm8550vs_g { + status =3D "okay"; +}; + &qup_i2c3_data_clk { /* Use internal I2C pull-up */ bias-pull-up =3D <2200>; --=20 2.52.0