From nobody Thu Dec 18 19:25:19 2025 Received: from mail-oi1-f201.google.com (mail-oi1-f201.google.com [209.85.167.201]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id F0CF93093D1 for ; Tue, 9 Dec 2025 20:52:35 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.167.201 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1765313559; cv=none; b=ctcUOIjm3enf2OY69gbD86rsYx1tq8vPKU/0nHyNYsaAqz1A/NK6D8Kayf9H+DQjFDO9eG89clhZn4Mm7fMKL0Yd0v3TL0lbAiogkB+IQV1ChU0YVHGRs9f8t5qBEHoQFVKCkcYCQ3GsRoyXy6DyMKTCYPg2Z1mEzXDpVlpvAsg= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1765313559; c=relaxed/simple; bh=0D8f0lGMl9e4KEAGFc7uVXhORDpuK8IH9gEX8a1WgT8=; h=Date:In-Reply-To:Mime-Version:References:Message-ID:Subject:From: To:Cc:Content-Type; b=DQYT8SMJBqlTrdNkHOmbwMCeHTZAfIu2vzoVal567Tx2vIeVImXhlW4bRRFI0EqdiCgbcJKIg59a+80E9LBdQ0PWcUj+ZrboL6Z6Xf6hz5oru3D3Lj8YOEYZ9SMg3CcyZOtaXlUSdp83XnbR4ZEs6s195yNfc5I0HamSh7TumCA= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=google.com; spf=pass smtp.mailfrom=flex--coltonlewis.bounces.google.com; dkim=pass (2048-bit key) header.d=google.com header.i=@google.com header.b=U2pzfVdk; arc=none smtp.client-ip=209.85.167.201 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=google.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=flex--coltonlewis.bounces.google.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=google.com header.i=@google.com header.b="U2pzfVdk" Received: by mail-oi1-f201.google.com with SMTP id 5614622812f47-45074787a6dso5695272b6e.0 for ; Tue, 09 Dec 2025 12:52:35 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=20230601; t=1765313554; x=1765918354; darn=vger.kernel.org; h=cc:to:from:subject:message-id:references:mime-version:in-reply-to :date:from:to:cc:subject:date:message-id:reply-to; bh=A5yWZRzHwonF0ybTPKNr07gTZcgByeP7H9fiRk7DESE=; b=U2pzfVdk3j32d66hLo/ArCxFYmW6JmmdgOgejK9lI9gbM2SE0QL3caNUgmqOGUMRM2 HgDFIvYFnI3TuqxgaVFlbO7e9OU84uTFF2w3h0mgVqB57FE/7hbDkX7OWnd4CzFRwVIx 3IBFC0aUUJR+FPMttbmEPV1D4k0cNs0oDv9ZLa1X6UjI4OtKHuYtJ6zxnHGop1jSnKpS 6ONGdSDSitJbjEtfWnlVZeluno/TNM8+qQR/RgPGBnVVlfL1M0PvojXZgWOwvedAVEdQ UBddKg861zdUfrZwEZePG6r8zlCDHu0Utrn4BN+EQHRzX5v+/GtFArrYmAU6ycoEOaXM PBGg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1765313554; x=1765918354; h=cc:to:from:subject:message-id:references:mime-version:in-reply-to :date:x-gm-message-state:from:to:cc:subject:date:message-id:reply-to; bh=A5yWZRzHwonF0ybTPKNr07gTZcgByeP7H9fiRk7DESE=; b=CswspFPLGdl7MJ/SPpsYT58jYZ5N/9fpHVijcmOSAaGOSHVnE2MD1n1k3NUUOcHNjq lFcsaJgmD0sSmwbt1eQHNZrnMgnCzFdzwZIzbHev1VZ9Md3zI43CBjRbitfADx1dd3pk zgwa+q9WSzT99NhW0AwDBps1rh/nJupp3jsVak5DBiDtvdl2rY7jw6mILAKC2mvuTrAE 8FlCVfSWzzxTkGFHIkQIRA1MV82G+9Ff+Dvhc7AlBKeO+fu/O5lU8cs22NaFzbAyybsD ZjSeoByWXovA9vkUINCeZuckekEtIpwFR349BvWZ1FmyWVQyI8phB4fIvmkpptB8XLfk wtbQ== X-Forwarded-Encrypted: i=1; AJvYcCUXCfV8LWk4F/8R/La6Vm64ASaEoPxcW6VUPvmV5mU0SgX94xiJ0nqzdL760mfjjQyx9GHEYAtMnpJTFCU=@vger.kernel.org X-Gm-Message-State: AOJu0YznUEFzP54+XxcAMEoh8CFdd/es9IwNUwbeI0U/YmneSr1PGjM2 A1xPXbXrqJYpheHwCi24dGYKBNuU5J4gCqlfSVMYMA6w/LCEyjCeeniX9FRaWsrXAp99sGDIK6M HgCG5NW9o3CI98h8AxibWBUB0rw== X-Google-Smtp-Source: AGHT+IH2y/y/c/VHwW7FsQzg6cEqGCqxyR53g3FW4QbocbYeWU2m/DAvppskfkGhYMkbAciwVFKu+/4Kb6/59MH36Q== X-Received: from oibbx18.prod.google.com ([2002:a05:6808:1b12:b0:453:f2f:fd82]) (user=coltonlewis job=prod-delivery.src-stubby-dispatcher) by 2002:a05:6808:191d:b0:44d:aa8b:58f2 with SMTP id 5614622812f47-45586554d1fmr140748b6e.9.1765313553989; Tue, 09 Dec 2025 12:52:33 -0800 (PST) Date: Tue, 9 Dec 2025 20:51:05 +0000 In-Reply-To: <20251209205121.1871534-1-coltonlewis@google.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: Mime-Version: 1.0 References: <20251209205121.1871534-1-coltonlewis@google.com> X-Mailer: git-send-email 2.52.0.239.gd5f0c6e74e-goog Message-ID: <20251209205121.1871534-9-coltonlewis@google.com> Subject: [PATCH v5 08/24] perf: arm_pmuv3: Generalize counter bitmasks From: Colton Lewis To: kvm@vger.kernel.org Cc: Paolo Bonzini , Jonathan Corbet , Russell King , Catalin Marinas , Will Deacon , Marc Zyngier , Oliver Upton , Mingwei Zhang , Joey Gouly , Suzuki K Poulose , Zenghui Yu , Mark Rutland , Shuah Khan , Ganapatrao Kulkarni , linux-doc@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, kvmarm@lists.linux.dev, linux-perf-users@vger.kernel.org, linux-kselftest@vger.kernel.org, Colton Lewis Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" The OVSR bitmasks are valid for enable and interrupt registers as well as overflow registers. Generalize the names. Acked-by: Mark Rutland Signed-off-by: Colton Lewis --- drivers/perf/arm_pmuv3.c | 4 ++-- include/linux/perf/arm_pmuv3.h | 14 +++++++------- 2 files changed, 9 insertions(+), 9 deletions(-) diff --git a/drivers/perf/arm_pmuv3.c b/drivers/perf/arm_pmuv3.c index 379d1877a61ba..3e6eb4be4ac43 100644 --- a/drivers/perf/arm_pmuv3.c +++ b/drivers/perf/arm_pmuv3.c @@ -546,7 +546,7 @@ static u64 armv8pmu_pmcr_n_read(void) =20 static int armv8pmu_has_overflowed(u64 pmovsr) { - return !!(pmovsr & ARMV8_PMU_OVERFLOWED_MASK); + return !!(pmovsr & ARMV8_PMU_CNT_MASK_ALL); } =20 static int armv8pmu_counter_has_overflowed(u64 pmnc, int idx) @@ -782,7 +782,7 @@ static u64 armv8pmu_getreset_flags(void) value =3D read_pmovsclr(); =20 /* Write to clear flags */ - value &=3D ARMV8_PMU_OVERFLOWED_MASK; + value &=3D ARMV8_PMU_CNT_MASK_ALL; write_pmovsclr(value); =20 return value; diff --git a/include/linux/perf/arm_pmuv3.h b/include/linux/perf/arm_pmuv3.h index d698efba28a27..fd2a34b4a64d1 100644 --- a/include/linux/perf/arm_pmuv3.h +++ b/include/linux/perf/arm_pmuv3.h @@ -224,14 +224,14 @@ ARMV8_PMU_PMCR_LC | ARMV8_PMU_PMCR_LP) =20 /* - * PMOVSR: counters overflow flag status reg + * Counter bitmask layouts for overflow, enable, and interrupts */ -#define ARMV8_PMU_OVSR_P GENMASK(30, 0) -#define ARMV8_PMU_OVSR_C BIT(31) -#define ARMV8_PMU_OVSR_F BIT_ULL(32) /* arm64 only */ -/* Mask for writable bits is both P and C fields */ -#define ARMV8_PMU_OVERFLOWED_MASK (ARMV8_PMU_OVSR_P | ARMV8_PMU_OVSR_C | \ - ARMV8_PMU_OVSR_F) +#define ARMV8_PMU_CNT_MASK_P GENMASK(30, 0) +#define ARMV8_PMU_CNT_MASK_C BIT(31) +#define ARMV8_PMU_CNT_MASK_F BIT_ULL(32) /* arm64 only */ +#define ARMV8_PMU_CNT_MASK_ALL (ARMV8_PMU_CNT_MASK_P | \ + ARMV8_PMU_CNT_MASK_C | \ + ARMV8_PMU_CNT_MASK_F) =20 /* * PMXEVTYPER: Event selection reg --=20 2.52.0.239.gd5f0c6e74e-goog