From nobody Thu Dec 18 19:25:19 2025 Received: from mail-oo1-f73.google.com (mail-oo1-f73.google.com [209.85.161.73]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id E5EBE30B51F for ; Tue, 9 Dec 2025 20:52:40 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.161.73 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1765313565; cv=none; b=s8Kx27c8eKoUNsStYHMsxXiaTQKK8bTwbGsdtC1Fx0yIyVsKgkSTjzhQInDR6oMb3dihajKmoI9plaMk8M0zFKSIOKFO8LfTayZmGYNDjHx1UypC5Xjtz//hHoLWomiZ4B4dWZni4sziPBmS1WRrmBr3zF7exZdovksSbE4wqG8= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1765313565; c=relaxed/simple; bh=aCNuh2V9q56mw6LZjRPGjWZ7ahwIMSj/x17VFTK+/00=; h=Date:In-Reply-To:Mime-Version:References:Message-ID:Subject:From: To:Cc:Content-Type; b=LpX8dIlLV7ug8KB3PUH6VpuHUglvcmmsCSJssI+KFXNOdz+rl3gaxRJ5pltY8buZLjmK4aYMsqXhxpDRHrlAaZX9OFFlh2/X3/MAe+7havC5W8DcC3sPXzvVGzeAp84bb0lrHuBQ4Hi2r0PH8ky+2fDzhUDK+Vu/6HNtrHWUVuI= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=google.com; spf=pass smtp.mailfrom=flex--coltonlewis.bounces.google.com; dkim=pass (2048-bit key) header.d=google.com header.i=@google.com header.b=nnbudiAz; arc=none smtp.client-ip=209.85.161.73 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=google.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=flex--coltonlewis.bounces.google.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=google.com header.i=@google.com header.b="nnbudiAz" Received: by mail-oo1-f73.google.com with SMTP id 006d021491bc7-65742d1c7f9so9534194eaf.3 for ; Tue, 09 Dec 2025 12:52:40 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=20230601; t=1765313557; x=1765918357; darn=vger.kernel.org; h=cc:to:from:subject:message-id:references:mime-version:in-reply-to :date:from:to:cc:subject:date:message-id:reply-to; bh=tlzYgLY8Hya1ebzZsNsRPfgfqZdf/pfSg0Aip8i1MzM=; b=nnbudiAzTnZClv15k4t0Yc2pbRa4HGOi3dVG2BUA9f+ktr3y6dy8ekZBSdVV6W5ikU dXpxgxTmAIGjm+NdzTDi81Jx8Kq3U4t5CApVYhy6rIM4oOonEI4uC1vrwsCr86kFlaZq MrjvnUhPbEjE/oKyIlusOqDUU8y4yIauCpEhgwE88tSWJTxAcG+eQ0MVvRN4tkJ9hXJs /ZTJr5Vw1IYDH8SJi41dlJ6VsNxmPlRhDjbEPXsoGa5G6LR3S3uAQIZ3l758Pfys6Ucj z6/ZFQUG8gnFoFBP947sqR0IkC44c2dqqdCEmj+//yqAl2CqReqZjCORCWh/kmB7ouCx FuIA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1765313557; x=1765918357; h=cc:to:from:subject:message-id:references:mime-version:in-reply-to :date:x-gm-message-state:from:to:cc:subject:date:message-id:reply-to; bh=tlzYgLY8Hya1ebzZsNsRPfgfqZdf/pfSg0Aip8i1MzM=; b=vtyT7fu9ZyDht1t4i0e2mSbwogLZFp88tkB2+YdZXWNWA6bSb+RU/yI3mNZI3++0/W 5Nz1WVlwTXr1/ya/fHiSaVsqlKw/sVpvwEo5D5dlYoJdSQrasMJxi3UDSM+Z7vKoyUak IEjNaNet6azveHvLGhzW/zaFmxK9GHZO3Whw06UgI9BFzTKFX4LaEdiV6JbOdNx3neIU 2DPhetGWL4CMCFqvbN/Ab0rGaVmK/4zh2nzeqWI5c5Yw+IppUrWsVUSdg0liMPFO2n/z xBq0el4BVhya+SKdJCSRukzbXuOfdPQrAEzmNY/KvW5Imp8NJ1edYxC6MQPzJmQko7KF 2NSg== X-Forwarded-Encrypted: i=1; AJvYcCUGUYBYOA3T881EpH0vZxJAExGcDWwNaogHd9P3SPVxRWTE5AudZhzM0Y/NLAHctKetO0+acDVUZdosma4=@vger.kernel.org X-Gm-Message-State: AOJu0YxQtbRf/EAWn5mDC0bqGlo5Cn+TfV0ef2cRykyKEiJ/1GVAnIjQ UfODizKEj5/WkMErd7Zk+Fq/ubGC2CapL5wy1z7FEmdITwIB3qYUoCDlKZK5poE4h9Gze3U5SrG XT94FgkzT2GYv+ZorlzdZI8c9LQ== X-Google-Smtp-Source: AGHT+IFjXkWMzT4yuAEaLB+dJ2qXq9BXOkkzzf3nS3SdXsepbg3bqK/U0WpaHKFNBgIw1WNvMEX2vLOAaq9kL+8k3A== X-Received: from jabhd27.prod.google.com ([2002:a05:6638:4e9b:b0:5b7:56fc:a47d]) (user=coltonlewis job=prod-delivery.src-stubby-dispatcher) by 2002:a05:6820:6acf:b0:659:9a49:8f3d with SMTP id 006d021491bc7-65b2ad9f5eamr96621eaf.78.1765313557028; Tue, 09 Dec 2025 12:52:37 -0800 (PST) Date: Tue, 9 Dec 2025 20:51:08 +0000 In-Reply-To: <20251209205121.1871534-1-coltonlewis@google.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: Mime-Version: 1.0 References: <20251209205121.1871534-1-coltonlewis@google.com> X-Mailer: git-send-email 2.52.0.239.gd5f0c6e74e-goog Message-ID: <20251209205121.1871534-12-coltonlewis@google.com> Subject: [PATCH v5 11/24] KVM: arm64: Writethrough trapped PMEVTYPER register From: Colton Lewis To: kvm@vger.kernel.org Cc: Paolo Bonzini , Jonathan Corbet , Russell King , Catalin Marinas , Will Deacon , Marc Zyngier , Oliver Upton , Mingwei Zhang , Joey Gouly , Suzuki K Poulose , Zenghui Yu , Mark Rutland , Shuah Khan , Ganapatrao Kulkarni , linux-doc@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, kvmarm@lists.linux.dev, linux-perf-users@vger.kernel.org, linux-kselftest@vger.kernel.org, Colton Lewis Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" With FGT in place, the remaining trapped registers need to be written through to the underlying physical registers as well as the virtual ones. Failing to do this means guest writes will not take effect when expected. For the PMEVTYPER register, take care to enforce KVM's PMU event filter. Do that by setting the bits to exclude EL1 and EL0 when an event is not present in the filter and clearing the bit to include EL2 always. Note the virtual register is always assigned the value specified by the guest to hide the setting of those bits. Signed-off-by: Colton Lewis --- arch/arm64/kvm/sys_regs.c | 34 +++++++++++++++++++++++++++++++++- 1 file changed, 33 insertions(+), 1 deletion(-) diff --git a/arch/arm64/kvm/sys_regs.c b/arch/arm64/kvm/sys_regs.c index c636840b1f6f9..0c9596325519b 100644 --- a/arch/arm64/kvm/sys_regs.c +++ b/arch/arm64/kvm/sys_regs.c @@ -1166,6 +1166,36 @@ static bool access_pmu_evcntr(struct kvm_vcpu *vcpu, return true; } =20 +static bool writethrough_pmevtyper(struct kvm_vcpu *vcpu, struct sys_reg_p= arams *p, + u64 reg, u64 idx) +{ + u64 eventsel; + u64 val =3D p->regval; + u64 evtyper_set =3D ARMV8_PMU_EXCLUDE_EL0 | + ARMV8_PMU_EXCLUDE_EL1; + u64 evtyper_clr =3D ARMV8_PMU_INCLUDE_EL2; + + __vcpu_assign_sys_reg(vcpu, reg, val); + + if (idx =3D=3D ARMV8_PMU_CYCLE_IDX) + eventsel =3D ARMV8_PMUV3_PERFCTR_CPU_CYCLES; + else + eventsel =3D val & kvm_pmu_event_mask(vcpu->kvm); + + if (vcpu->kvm->arch.pmu_filter && + !test_bit(eventsel, vcpu->kvm->arch.pmu_filter)) + val |=3D evtyper_set; + + val &=3D ~evtyper_clr; + + if (idx =3D=3D ARMV8_PMU_CYCLE_IDX) + write_pmccfiltr(val); + else + write_pmevtypern(idx, val); + + return true; +} + static bool access_pmu_evtyper(struct kvm_vcpu *vcpu, struct sys_reg_param= s *p, const struct sys_reg_desc *r) { @@ -1192,7 +1222,9 @@ static bool access_pmu_evtyper(struct kvm_vcpu *vcpu,= struct sys_reg_params *p, if (!pmu_counter_idx_valid(vcpu, idx)) return false; =20 - if (p->is_write) { + if (kvm_vcpu_pmu_is_partitioned(vcpu) && p->is_write) { + writethrough_pmevtyper(vcpu, p, reg, idx); + } else if (p->is_write) { kvm_pmu_set_counter_event_type(vcpu, p->regval, idx); kvm_vcpu_pmu_restore_guest(vcpu); } else { --=20 2.52.0.239.gd5f0c6e74e-goog