From nobody Fri Dec 19 13:24:58 2025 Received: from mail-wm1-f49.google.com (mail-wm1-f49.google.com [209.85.128.49]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id F31B6168BD for ; Mon, 8 Dec 2025 03:05:41 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.49 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1765163149; cv=none; b=kUoB9HXa29mzPsRrF4mhi8b9Ns6MN83WHGh+EluHKUBkKSVhERotQxl1KukQWRWNmmHoJgq4OPA4xSwAF5L+15IIJJpOjz6kCLwLtT3vt4b1xfU9ffmolBJbmfa3/3aQnv2gykH3oseymHYY1bwLNLoBSEv3xfFs9lPfnKAVQ0w= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1765163149; c=relaxed/simple; bh=sCRqVl7K3M0fY0HQHMfz4uoNLVMybTWLicOnAms2XpQ=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=BfP6kF98e2Hy2Zsaq4+OFkT1U+Ci5J5L7usF6uK/oryFL6TXtzN2EfVhN2U5o7lbxo5paSm7SY0Dep0iWvcdPe5iUyY9sXkk+tnLqp1APYprMKFPohperfQvJMt5FwtIgj0DPqZPr43nyrjqqepO1y+s5dU9+Wli2T+2lqCW0pQ= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=vuXAV9Oy; arc=none smtp.client-ip=209.85.128.49 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="vuXAV9Oy" Received: by mail-wm1-f49.google.com with SMTP id 5b1f17b1804b1-477770019e4so42203195e9.3 for ; Sun, 07 Dec 2025 19:05:41 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1765163139; x=1765767939; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=31YJF8mMxnr+LqmRtwQssQbvEbeKZ9gZ0EQ+P+M9XPs=; b=vuXAV9Oyg8aU3Ig0w8zSJNedgIXqnt9PoT5FP69SGntaKDHFPWVHP4j2UvO28SLLCq NDxpdxqkf8zC/jiKgfBYn/VeXvNZ+X6PuE3qgiMs1NbvZVTci8Sz7j5moHshKoNZjCp9 vlG3pKSjGvjXbgbEeJDk6FWAwizctgK0wdVU8WZFTYe2fhmTR4866Fhb24FrjdnnMoNW 1Av2RaQeMtDYX1LM9+DAstQ+Q1S0WNUyyUU/8hQQ3yt0f3C7oOcTIg+bVRAdfKrfF17m Ecarge3yUfqgr8Ew/g1y4iqvFgCEgRLYzAwWGqbYutZcutXj1Ir+zogcEYvWsEebN9V2 glbQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1765163139; x=1765767939; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=31YJF8mMxnr+LqmRtwQssQbvEbeKZ9gZ0EQ+P+M9XPs=; b=kcuzqUmKu/lnETvYa6KPmh01zfWbRcKVp29eKOVJGQG8gtQjvHPO8Dt710662+Ohga d2kQyF+nCN4qPsoN6kS9D5LvfzveG7b6b088dbujNKWUldo2gakL0Mw6W9nkxfv0DvCC VXveqyZe+CqyVH/tyGIf3GmUk9nPzfmf6Xt5akPM0yPBoVvdhpkINkdBqnfAHracpwI7 sk7DFNyqtUaL3m1cshQDUITOKujdIAAlNI9M/uUKZXV/OBOmxvQhXJuPTj55jET9QVA4 H/FlVvTzfbjP1x5v2+HaPtCqMflW1FIM+rfILnrYlf231dLFZHh21ZEFrwwdWWKe0KrB m7vA== X-Forwarded-Encrypted: i=1; AJvYcCW0toBVUPaT8ZB801Q4rG73ghQ51zY39hbXDwKL6pD3EIrPa7YtP+lfMNL/qro7WKP/MFid5kRGkRI5qLs=@vger.kernel.org X-Gm-Message-State: AOJu0YyrSdlbnhShLjqYr0dKfwdLGfijEVLZcs9ZDL1pnMzGFOTUThHv GU6OrWVtPmjWKTYEDDqIbCYB2JQG3TFCqCas7+nFzb/N6+9HkLWBuEIS80kZBJCzChQ= X-Gm-Gg: ASbGnctM/7KIcwUxTdNxlzBfBfp9ByhdNJGnWXEOHOfWEFG52MgxDTUHhrAY0sI02c+ /b2hi6O260g8/a4PjfRRF6XEJgeQGJtK1fn0mtTKm9g0sWShXA5Tr/h6RAWRK9X1/GUDaChNG6M xWOTpKPPhGPMYGAC3dmT6pHFpZc3i7wh7F0r3DtXNZZ0j3qa0WQ8wP6tvdr1Gu+e4AdoFSp3MN+ EI1M/e6u9PHA87Mc3RkQyf2mXSMvq5iQorwaQvy6XZmlBsTsN5O7kgUyvQ9nRQSSYdN6N1zYJbD Itx7C+521H11kWwZuXfyUd94bW8cpdz9vk2Iuw/exIxE1iqd/3ksaw8IcDrSeDDrWXg3APXoKL8 q9ly4dGAhfEA1jfzPSPR5BKtwlgdag/evpQr5u4Fj8k0UJg0WSOPhKyzxRHyMx0UBj3izuCkHVn YWMQowNxtWXyEzGvzRZ3ssqrf7QIONSrY= X-Google-Smtp-Source: AGHT+IH1x7f63RvjHVJG0byImMjDmXlGrr71B/o+nkO+iw0TVwtKQXc5NIk9o91oiM8Lr9SJh4idng== X-Received: by 2002:a05:600c:1c07:b0:477:9cc3:7971 with SMTP id 5b1f17b1804b1-47939e2464fmr68196895e9.20.1765163139118; Sun, 07 Dec 2025 19:05:39 -0800 (PST) Received: from mai.box.freepro.com ([2a05:6e02:1041:c10:37e6:ed62:3c8b:2621]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-479310b8e70sm220564885e9.5.2025.12.07.19.05.38 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 07 Dec 2025 19:05:38 -0800 (PST) From: Daniel Lezcano To: wbg@kernel.org, robh@kernel.org, conor+dt@kernel.org, krzk+dt@kernel.org Cc: s32@nxp.com, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-iio@vger.kernel.org Subject: [PATCH v1 2/3] dt-bindings: counter: Add NXP System Timer Module Counter Date: Mon, 8 Dec 2025 04:04:12 +0100 Message-ID: <20251208030413.3117660-3-daniel.lezcano@linaro.org> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20251208030413.3117660-1-daniel.lezcano@linaro.org> References: <20251208030413.3117660-1-daniel.lezcano@linaro.org> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Add the System Timer Module description found on the NXP s32 platform when it is used as a counter and the compatible for the s32g2 variant. Signed-off-by: Daniel Lezcano Reviewed-by: Rob Herring (Arm) --- .../bindings/counter/nxp,s32g2-stm-cnt.yaml | 64 +++++++++++++++++++ 1 file changed, 64 insertions(+) create mode 100644 Documentation/devicetree/bindings/counter/nxp,s32g2-stm= -cnt.yaml diff --git a/Documentation/devicetree/bindings/counter/nxp,s32g2-stm-cnt.ya= ml b/Documentation/devicetree/bindings/counter/nxp,s32g2-stm-cnt.yaml new file mode 100644 index 000000000000..4d42996f5ad3 --- /dev/null +++ b/Documentation/devicetree/bindings/counter/nxp,s32g2-stm-cnt.yaml @@ -0,0 +1,64 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/counter/nxp,s32g2-stm-cnt.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: NXP System Timer Module (STM) + +maintainers: + - Daniel Lezcano + +description: + The System Timer Module supports commonly required system and application + software timing functions. STM includes a 32-bit count-up timer and four + 32-bit compare channels with a separate interrupt source for each channe= l. + The counter is driven by the STM module clock divided by an 8-bit presca= le + value. + +properties: + compatible: + oneOf: + - const: nxp,s32g2-stm-cnt + - items: + - const: nxp,s32g3-stm-cnt + - const: nxp,s32g2-stm-cnt + + reg: + maxItems: 1 + + interrupts: + maxItems: 1 + + clocks: + items: + - description: Counter clock + - description: Module clock + - description: Register clock + + clock-names: + items: + - const: counter + - const: module + - const: register + +required: + - compatible + - reg + - interrupts + - clocks + - clock-names + +additionalProperties: false + +examples: + - | + #include + + timer@4011c000 { + compatible =3D "nxp,s32g2-stm-cnt"; + reg =3D <0x4011c000 0x3000>; + interrupts =3D ; + clocks =3D <&clks 0x3b>, <&clks 0x3c>, <&clks 0x3c>; + clock-names =3D "counter", "module", "register"; + }; --=20 2.43.0