From nobody Tue Dec 16 14:49:53 2025 Received: from mail-wr1-f54.google.com (mail-wr1-f54.google.com [209.85.221.54]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 778E72773FC for ; Mon, 8 Dec 2025 02:08:31 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.54 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1765159745; cv=none; b=G3+vqBTjCUo1josZzkRQr/lAsFfltIY8Q1M/3XjB/DAVk4N6Cg4FWykFn/VArWoWHdATURuoOH7eK0p0yTIN/5k00SYSQHE8I6a713o6cPohIrsxd37pudQrzIxk27tPhJ3sKZ1o37if5u7CNbOkcs7Czq2QR2pHDtmmEWaEI3k= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1765159745; c=relaxed/simple; bh=OhAPqaXLXCmsNIfo7/tILARHNy+GrLJldAAVbkxmaW8=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=DSL5I5vllrWk9huk862fFn4kXnCqOOTdf0xIIJq+twPkxarNBzCT716JTJhdJrzEghbg2lIymm1mTQvT0rAim3I0oCeYbQMYbp+PhUGFlG70a6d6E+/kGsXhQmTHwMOirlygk34DtL0OUu7mJRxK/lch7rpc+8SSfAlxbR+4v5o= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=xspga4Pe; arc=none smtp.client-ip=209.85.221.54 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="xspga4Pe" Received: by mail-wr1-f54.google.com with SMTP id ffacd0b85a97d-42e29739ff1so1599683f8f.1 for ; Sun, 07 Dec 2025 18:08:31 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1765159709; x=1765764509; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=tZahglen05z3CRdzByKKHS/uCh35Ibd/55Vn0qmvXT0=; b=xspga4PePRRlNcGliaIQgV4qZQi+SXnYwW6RyRPzwlHsM2trM9ftNI5n9pjNu8APub j9UWmbPK1xv3WKTqSShNEMzUBXRXkpEtNwFI7iGrRf9LndnKavUWHI+ZuGfOczZz+4LF 2g85h/7+tHOGCOvv/pPPRs/8YNTiOnsACzXSV9kfGZbG6ak+ttlEJzfeBYZoUUJA1aI9 w4Epf2ZFc7dVTjUwmJXy5cQ2vZ0qM7SuDpAVaIRaJMj/h9e7sg9bdj7WMw53Zxv8PIZI qngJ3UnESyRrv9Fkgc3rP+C5H7PWO3y0E2wKPM7zPVLDGr4X/N28IOQ1KhMjnu7Q7GsW CpaA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1765159709; x=1765764509; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=tZahglen05z3CRdzByKKHS/uCh35Ibd/55Vn0qmvXT0=; b=UrYQY7FGBBb/hCc+WCGaKL0XtJzYt2WCrKPt5osP8ZVPRKrdpYoeyb+SbbUX5sJkEe ErkRmF/2lUvR9gDZPb8E8xGa2u3eiXSNpw/xI7Q+b12jifAiKyUyO4jPLbh1IvgX1bes 48bWlOG7IDx/ZDSgxFZo3dQ6CEYvzovdtU2Yu0ZyEY3NMn+geTPHk5KZlEx7zci02Dp9 tN11qIuF/yHnYOetUHxmUxZk5sa9cxDjDjsDlkCzn7MpmDs03y0GzMRxHAFlk7Way6q6 ZetfXfw9UuZ6XVUs08k57Hp7oTPjb+bWJP/l6xq8y8puBTsxIgfMZixuO2OOc19mBsjA 4iJQ== X-Forwarded-Encrypted: i=1; AJvYcCUdsNExsDCdQiANDmpCljGmyKDiPPJKK9Fa/SmxCwVBfCgJn9VESVTWH1xvX2+4MVd+Gd1cnJK1VEQIlyk=@vger.kernel.org X-Gm-Message-State: AOJu0YwJvRD1fiJnj771vvKw15fEBRko8TLSWt4QI/R0yQKAhzXql40O 7+RfutKeetCtlyyMQbYeoEJMqJXeRp3MXo3kEXCrdJaClb1XxF7SqTbdNXWoLlsnmq4= X-Gm-Gg: ASbGncumOPhRcuRVN4blCvKubRy63ssKG/iJ5pelOV3IZyrp/an8erSV5ngIfRtGHsV 57Gc0LqK/+JeLHIvhjcjdpyM1ivrklhCjPFRnZqq1RQeZOsrSv+onesYcBlwMzIhqrLI5Er/k+8 lavs0wst76cmIWBdV+73O/ePFiXgtnNhMI11+6NqSEJINQl/HNlJ2EaveiTph8/e35FgiJfSPYo B/f+5CyzmveEfWnNRjdIEzhKzw0JxVismf4JjvQkljIxmnIH5hY6O6TmGsjeZke/uR1NwMZmY6Q Fc9BI4FneiQ92Ujh3I1B5zvkNWo14z62v5MjCP+EyzAdCFeZw+R2yc7OWI7d0ws0cxsn7g42S5d SmAnBwmCk4S6nWSrPA3iK6fqU1jL0Q7WF55lR1817FJqgwBTIzuZ4yu7Ml6pUG9XFG+IeatjECd y03SmqWm7PziN6By1W/SGRl6IKnp4PlpFw6kKf3/HecQ== X-Google-Smtp-Source: AGHT+IE66FrPJ19gojUZQwYUQUVG6TO/sxetLa9tgwD9g8BE3ycPA+5flnZf45m2zANsdCZ+AwIJTw== X-Received: by 2002:a05:6000:40de:b0:42e:d669:9e84 with SMTP id ffacd0b85a97d-42f89ef1a08mr7706246f8f.29.1765159709453; Sun, 07 Dec 2025 18:08:29 -0800 (PST) Received: from mai.box.freepro.com ([2a05:6e02:1041:c10:37e6:ed62:3c8b:2621]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-42f7cbff352sm22647813f8f.17.2025.12.07.18.08.28 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 07 Dec 2025 18:08:29 -0800 (PST) From: Daniel Lezcano To: jic23@kernel.org, dlechner@baylibre.com, nuno.sa@analog.com, andy@kernel.org, robh@kernel.org, conor+dt@kernel.org, krzk+dt@kernel.org Cc: linux-iio@vger.kernel.org, s32@nxp.com, linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, chester62515@gmail.com, mbrugger@suse.com, ghennadi.procopciuc@oss.nxp.com, vkoul@kernel.org Subject: [PATCH v9 1/2] dt-bindings: iio: adc: Add the NXP SAR ADC for s32g2/3 platforms Date: Mon, 8 Dec 2025 03:08:18 +0100 Message-ID: <20251208020819.3063506-2-daniel.lezcano@linaro.org> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20251208020819.3063506-1-daniel.lezcano@linaro.org> References: <20251208020819.3063506-1-daniel.lezcano@linaro.org> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" The s32g2 and s32g3 NXP platforms have two instances of a Successive Approximation Register ADC. It supports the raw, trigger and scan modes which involves the DMA. Add their descriptions. Signed-off-by: Daniel Lezcano Reviewed-by: Rob Herring (Arm) --- .../bindings/iio/adc/nxp,s32g2-sar-adc.yaml | 63 +++++++++++++++++++ 1 file changed, 63 insertions(+) create mode 100644 Documentation/devicetree/bindings/iio/adc/nxp,s32g2-sar= -adc.yaml diff --git a/Documentation/devicetree/bindings/iio/adc/nxp,s32g2-sar-adc.ya= ml b/Documentation/devicetree/bindings/iio/adc/nxp,s32g2-sar-adc.yaml new file mode 100644 index 000000000000..ec258f224df8 --- /dev/null +++ b/Documentation/devicetree/bindings/iio/adc/nxp,s32g2-sar-adc.yaml @@ -0,0 +1,63 @@ +# SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/iio/adc/nxp,s32g2-sar-adc.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: NXP Successive Approximation ADC + +description: + The NXP SAR ADC provides fast and accurate analog-to-digital + conversion using the Successive Approximation Register (SAR) method. + It has 12-bit resolution with 8 input channels. Conversions can be + launched in software or using hardware triggers. It supports + continuous and one-shot modes with separate registers. + +maintainers: + - Daniel Lezcano + +properties: + compatible: + oneOf: + - const: nxp,s32g2-sar-adc + - items: + - const: nxp,s32g3-sar-adc + - const: nxp,s32g2-sar-adc + + reg: + maxItems: 1 + + interrupts: + maxItems: 1 + + clocks: + maxItems: 1 + + dmas: + maxItems: 1 + + dma-names: + const: rx + +required: + - compatible + - reg + - interrupts + - clocks + - dmas + - dma-names + +additionalProperties: false + +examples: + - | + #include + + adc@401f8000 { + compatible =3D "nxp,s32g2-sar-adc"; + reg =3D <0x401f8000 0x1000>; + interrupts =3D ; + clocks =3D <&clks 0x41>; + dmas =3D <&edma0 0 32>; + dma-names =3D "rx"; + }; --=20 2.43.0