From nobody Fri Dec 19 11:45:26 2025 Received: from mail-pj1-f48.google.com (mail-pj1-f48.google.com [209.85.216.48]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id B6FAA2673B7 for ; Sun, 7 Dec 2025 15:15:52 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.216.48 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1765120555; cv=none; b=QK9kBoEUZDxMDNftTqhvcUxYHTfAIghaQCHJCuFsDPk3oZXE8OeekpXgw7vVQSiCGxEi6L7omjXAz068I10hO33wSu6K5qCyaVwUhGkpTD0LgHE7jtPpg6C+X4WkHQEoJZWdLED1i49zmeCB1SmnlE9bEnprjfLvOlwnTsBFiKA= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1765120555; c=relaxed/simple; bh=TJ/v8YnsyJGdpv7UHr/qlEpzPu5tFfUyP12Lg/oL87k=; h=From:To:Cc:Subject:Date:Message-Id:MIME-Version; b=jcpsDpxGbS9tPmXW8Qk7XtvDdJbaezmmOoVmPDFZdq3w9si+GP0l8Xn8OyvHGYFV233LN7YCZsOsKtbEF2wXVxOL7YwZJTuFO7OH1wOB+tgYNWR39DROxlFjNdKX0lnIsjBG79oc/706cLQCqUE6JclHNUDw+4asQfJzk40z1po= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=U2GuAD8f; arc=none smtp.client-ip=209.85.216.48 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="U2GuAD8f" Received: by mail-pj1-f48.google.com with SMTP id 98e67ed59e1d1-34374febdefso3797520a91.0 for ; Sun, 07 Dec 2025 07:15:51 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1765120551; x=1765725351; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:from:to:cc:subject:date:message-id:reply-to; bh=AW/SIHpTu5saVqUrGNp93/YDlgqpa/dxJaNUAEC/8LU=; b=U2GuAD8fZbaJv99fLPU+whrIhYbqjzGFvrXtJuZXEEwxFpm2DbTslKd2SseYV1t+AA cbvBYAItwpYt9UpyL3tSMOAG7Mw1W6JBDTsI/Wa3jdel6Yx8kZgx7tKtzFMzHZfHTgdx c6IMGjmxhgLl2f2NgYdDRabefYShmTO1heP1KlsHihJxnHf8eH3AUZw2zQ6uk0MYBjO9 j2WYZ5cEqMzAeJYCzElg+XxJMvUV+GdgYu25inqyfeymBVhyiZysKKjlk5xKBNlP1XKa p0MX5/qZCJLklou6P1qkBwees1Jxe2ohzrJsxHPjyicEJwh629qbjlsFo34H/XVWdLWb Dd3w== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1765120551; x=1765725351; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:x-gm-gg:x-gm-message-state:from:to:cc:subject:date :message-id:reply-to; bh=AW/SIHpTu5saVqUrGNp93/YDlgqpa/dxJaNUAEC/8LU=; b=nzv4rF7YhnIvNna+b1PyFPOrwXXET7+jw8ssLbF+F/2PNWnsGJYpNYLanrDm7X9UON qVybqHT32pRdJ4uiGFrad1Ph8427pNxcfF/VsG1fMnvGVfxW3TM45z84LR+idL+5VhHA RKXCA2E713ItrrONB7PUQCNH06tOG5QEJPk49kG6lohfGpif7NwqmlLnkpE2i0oIzVGl CbBFKFJuKOo/6nUPgowCuIel8oDiKvdBcoZLPffZmBwtA2tsBaJxQ51QhfEuegbAy+od kIvjQxiNaiLIZgJCsW+P7RyhmFbMnuEDLDfWUH64OUFytlk+TQcdJHqjvS5RijMCzFzW PZeg== X-Forwarded-Encrypted: i=1; AJvYcCVwRNYfBQX5/vHxMIlpfWrzG+cdXbmgculmn8rommR+7BcGB/cm2/Mu6GeAUX6AuWM1a0vjr7DngKrbwps=@vger.kernel.org X-Gm-Message-State: AOJu0YzZ5KqI0/ZOOkZzNG+1n/XQfqJnOZMrkkvBr3v7mbkG3KODVaQ+ K65fhHArnKA58TiHnf+PeBDiKCWdlr9W18wkOgcNouC0nqtba4YyUxLQ X-Gm-Gg: ASbGncuTctQQSHi07ZUT2o9oywuYAz/BtGxjn6v3aFC1o4okHROMUwsTEEPp5TsJEtP pazHGx+gDy70TnApnFamojlIEOjoSf7j/w08rIrtvZ4kKw9HxFm+UXRF6yp5fzWNd4y3G7TdJm2 q+j0lo9yWW3XWIxZKrKP6rDZYQhYNH/V3H7P9jjQ1AotAdf6IpNzsZfCIE93Dn37AYRA5pEbrDb sFTUxck7F1j3ZddRb2UXgTffJC9oKDjcEQGT0hxSharL1CUnomrJEOLYw4S/ekhPKz7DQ0kg1jX j6rc1mvluDwxjbWqgzhwvoQVzlxtTMhOKxDm+5jYxmGFYhw8BvQFawQPSORKdrhw+X4HTTVYjmA f/bQm/OBEsSt8ApzWp23JSi2h8YmL7tkuodcpgVTnSKxgivpTgJrdrl/zeoPSyY82fZe48rGlbu /2o8h9uundshWRFGEpOeA1 X-Google-Smtp-Source: AGHT+IGXwjXVzHDGJyzEJ4hoUe5aKOA+cQUse3BL/DgwoE4uYyqJXGEPhYE60wRerGH3VHaI561pig== X-Received: by 2002:a17:90b:28c5:b0:32e:a5ae:d00 with SMTP id 98e67ed59e1d1-349a24e47d3mr4003674a91.13.1765120550830; Sun, 07 Dec 2025 07:15:50 -0800 (PST) Received: from DESKTOP-TIT0J8O.dm.ae ([49.47.198.227]) by smtp.gmail.com with ESMTPSA id 98e67ed59e1d1-34912896983sm5951923a91.0.2025.12.07.07.15.48 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 07 Dec 2025 07:15:50 -0800 (PST) From: Ahmed Naseef To: Cc: Ahmed Naseef , Miquel Raynal , Richard Weinberger , Vignesh Raghavendra , linux-kernel@vger.kernel.org, linux-mtd@lists.infradead.org Subject: [PATCH] mtd: spinand: add support for Dosilicon DS35Q1GA/DS35M1GA Date: Sun, 7 Dec 2025 19:09:20 +0400 Message-Id: <20251207150923.86328-1-naseefkm@gmail.com> X-Mailer: git-send-email 2.34.1 Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Add support for Dosilicon DS35Q1GA and DS35M1GA SPI NAND. Datasheet: https://www.dosilicon.com/resources/SPI%20NAND/DS35X1GAXXX_rev08.pdf Tested on Genexis Platinum 4410 (EcoNet EN751221). Signed-off-by: Ahmed Naseef --- drivers/mtd/nand/spi/Makefile | 4 +- drivers/mtd/nand/spi/core.c | 1 + drivers/mtd/nand/spi/dosilicon.c | 77 ++++++++++++++++++++++++++++++++ include/linux/mtd/spinand.h | 1 + 4 files changed, 81 insertions(+), 2 deletions(-) create mode 100644 drivers/mtd/nand/spi/dosilicon.c diff --git a/drivers/mtd/nand/spi/Makefile b/drivers/mtd/nand/spi/Makefile index 6d3d203df..a47bd22cd 100644 --- a/drivers/mtd/nand/spi/Makefile +++ b/drivers/mtd/nand/spi/Makefile @@ -1,5 +1,5 @@ # SPDX-License-Identifier: GPL-2.0 spinand-objs :=3D core.o otp.o -spinand-objs +=3D alliancememory.o ato.o esmt.o fmsh.o foresee.o gigadevic= e.o macronix.o -spinand-objs +=3D micron.o paragon.o skyhigh.o toshiba.o winbond.o xtx.o +spinand-objs +=3D alliancememory.o ato.o dosilicon.o esmt.o fmsh.o foresee= .o gigadevice.o +spinand-objs +=3D macronix.o micron.o paragon.o skyhigh.o toshiba.o winbon= d.o xtx.o obj-$(CONFIG_MTD_SPI_NAND) +=3D spinand.o diff --git a/drivers/mtd/nand/spi/core.c b/drivers/mtd/nand/spi/core.c index d20728657..0346916b0 100644 --- a/drivers/mtd/nand/spi/core.c +++ b/drivers/mtd/nand/spi/core.c @@ -1227,6 +1227,7 @@ static const struct nand_ops spinand_ops =3D { static const struct spinand_manufacturer *spinand_manufacturers[] =3D { &alliancememory_spinand_manufacturer, &ato_spinand_manufacturer, + &dosilicon_spinand_manufacturer, &esmt_8c_spinand_manufacturer, &esmt_c8_spinand_manufacturer, &fmsh_spinand_manufacturer, diff --git a/drivers/mtd/nand/spi/dosilicon.c b/drivers/mtd/nand/spi/dosili= con.c new file mode 100644 index 000000000..95ec27a1a --- /dev/null +++ b/drivers/mtd/nand/spi/dosilicon.c @@ -0,0 +1,77 @@ +// SPDX-License-Identifier: GPL-2.0 +/* + * Author: Ahmed Naseef + */ + +#include +#include +#include + +#define SPINAND_MFR_DOSILICON 0xE5 + +static SPINAND_OP_VARIANTS(read_cache_variants, + SPINAND_PAGE_READ_FROM_CACHE_X4_OP(0, 1, NULL, 0), + SPINAND_PAGE_READ_FROM_CACHE_X2_OP(0, 1, NULL, 0), + SPINAND_PAGE_READ_FROM_CACHE_OP(true, 0, 1, NULL, 0), + SPINAND_PAGE_READ_FROM_CACHE_OP(false, 0, 1, NULL, 0)); + +static SPINAND_OP_VARIANTS(write_cache_variants, + SPINAND_PROG_LOAD_X4(true, 0, NULL, 0), + SPINAND_PROG_LOAD(true, 0, NULL, 0)); + +static SPINAND_OP_VARIANTS(update_cache_variants, + SPINAND_PROG_LOAD_X4(false, 0, NULL, 0), + SPINAND_PROG_LOAD(false, 0, NULL, 0)); + +static int ds35xx_ooblayout_ecc(struct mtd_info *mtd, int section, + struct mtd_oob_region *region) +{ + return -ERANGE; +} + +static int ds35xx_ooblayout_free(struct mtd_info *mtd, int section, + struct mtd_oob_region *region) +{ + if (section) + return -ERANGE; + region->offset =3D 2; + region->length =3D 62; + return 0; +} + +static const struct mtd_ooblayout_ops ds35xx_ooblayout =3D { + .ecc =3D ds35xx_ooblayout_ecc, + .free =3D ds35xx_ooblayout_free, +}; + +static const struct spinand_info dosilicon_spinand_table[] =3D { + SPINAND_INFO("DS35Q1GA", + SPINAND_ID(SPINAND_READID_METHOD_OPCODE_DUMMY, 0x71), + NAND_MEMORG(1, 2048, 64, 64, 1024, 20, 1, 1, 1), + NAND_ECCREQ(4, 512), + SPINAND_INFO_OP_VARIANTS(&read_cache_variants, + &write_cache_variants, + &update_cache_variants), + SPINAND_HAS_QE_BIT, + SPINAND_ECCINFO(&ds35xx_ooblayout, NULL)), + SPINAND_INFO("DS35M1GA", + SPINAND_ID(SPINAND_READID_METHOD_OPCODE_DUMMY, 0x21), + NAND_MEMORG(1, 2048, 64, 64, 1024, 20, 1, 1, 1), + NAND_ECCREQ(4, 512), + SPINAND_INFO_OP_VARIANTS(&read_cache_variants, + &write_cache_variants, + &update_cache_variants), + SPINAND_HAS_QE_BIT, + SPINAND_ECCINFO(&ds35xx_ooblayout, NULL)), +}; + +static const struct spinand_manufacturer_ops dosilicon_spinand_manuf_ops = =3D { +}; + +const struct spinand_manufacturer dosilicon_spinand_manufacturer =3D { + .id =3D SPINAND_MFR_DOSILICON, + .name =3D "Dosilicon", + .chips =3D dosilicon_spinand_table, + .nchips =3D ARRAY_SIZE(dosilicon_spinand_table), + .ops =3D &dosilicon_spinand_manuf_ops, +}; diff --git a/include/linux/mtd/spinand.h b/include/linux/mtd/spinand.h index ce76f5c63..c50a43b44 100644 --- a/include/linux/mtd/spinand.h +++ b/include/linux/mtd/spinand.h @@ -354,6 +354,7 @@ struct spinand_manufacturer { /* SPI NAND manufacturers */ extern const struct spinand_manufacturer alliancememory_spinand_manufactur= er; extern const struct spinand_manufacturer ato_spinand_manufacturer; +extern const struct spinand_manufacturer dosilicon_spinand_manufacturer; extern const struct spinand_manufacturer esmt_8c_spinand_manufacturer; extern const struct spinand_manufacturer esmt_c8_spinand_manufacturer; extern const struct spinand_manufacturer fmsh_spinand_manufacturer; --=20 2.34.1