From nobody Fri Dec 19 15:00:24 2025 Received: from mail-wm1-f42.google.com (mail-wm1-f42.google.com [209.85.128.42]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 0569325F98A for ; Sat, 6 Dec 2025 08:28:28 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.42 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1765009710; cv=none; b=hOu4cR/jhOe55T6xGp7CFIB1QiFfPfU1UgOUx+3uPIFtbTNQbVqvYC3kmlIHaduUdyIau9OZ4h5/N0m8SHsqUk532tt4UANInedrlQT2aIS9mg78KU3FGrge4BA2N2LDTdG1fug4RV3Tjo8E+elSRdZvQLbbrLevniYAmU/3ysw= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1765009710; c=relaxed/simple; bh=jbPQQXxbTlq8NK0YN2JEkDKUTfuPh1hTpIy/tr0wqqI=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=pFE1N3mRiicB4XECcQOG/2h0LT3v6n+bxNrDKxK91wHIk4OCeNokSpJc0jXsoE0uesE8P06KDOYTuz+8t0GkuGUzdsdXr2u6oTQPqkt3k9hUgwbMJ/4jTsAqaYADGNbvGqCLHeJS0Ajd6xDs5B220eu/duN+IPzSH7fPq57Va2k= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=d0fgrzCh; arc=none smtp.client-ip=209.85.128.42 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="d0fgrzCh" Received: by mail-wm1-f42.google.com with SMTP id 5b1f17b1804b1-477a219dbcaso31096135e9.3 for ; Sat, 06 Dec 2025 00:28:28 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1765009707; x=1765614507; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=ybnktA7yiPw4tJvX7FdmF5g8bI2fRM90QpenRWrGzHw=; b=d0fgrzChz1rDKzisGaiQR1BvEpjQ5WGEaUTMkfP6BnwU1Xi/L3se4SYaJjRzSOpFGz I1mkiFVOqvG5LYaJAofCOPt5t40B/3P2H2MiaywS8gBotTOJ6jDowN5i0P2WEYdvyE8D jbI3qxQ6sySXSDtfI/2200Wkf1Poq+hAfFfKlzOuhbpUNeuzXPECT0c8RVlZzkP1VGsU 4zM+yLvoMANTh5wgp94p1UPIwD5msPq25F6y2L8CSN+2OujDj2oLEJamThcKbgeGS4M+ jgBHRTaTaWgK6IO1ZBPd4gNog5Tz+XHcwpghFm7cR+Ad9nmEHg7OxSHWW4iTzW4ROlfR AJ6A== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1765009707; x=1765614507; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=ybnktA7yiPw4tJvX7FdmF5g8bI2fRM90QpenRWrGzHw=; b=F7KcKcjhfQU7RRLr0nQVxpNSL/expUZDVSczdJr0YkeJY24TAxRUhtmrD0/5F9CxeA lq70uuvWrL5oWWMppSzUV4BWwjJumuwaja3NJjNXN7x9MWAIgYl/rrcQg/8Fu6aCu3j4 oyKSIt+U6ZGpOVZltORORNnNAA1SFr7VvfjKT+HfizVpk0/r17AKUBLqcw8whRnKg7HD kwKVkWIDfhfJye/g3Bw8A2LlBrcNiAKGNMbEudT1Rw5WIJ7zQxxvnLUrdqK25s1z3mdV HpoAs33YzJJbY2FDsATvWjOmJd6jl05twkS5a3dS2mlT4Zzl+4bCcMFoPi02pOubEI1y hy4w== X-Forwarded-Encrypted: i=1; AJvYcCXHxgtNfEwGvsAYYWv0r2CgL7+KERwaa9+HBCtJ7m35PUvhUUortejBOJrkrEYuDZ2s0FjlrQ0G+vkLK9g=@vger.kernel.org X-Gm-Message-State: AOJu0Ywqh8U3nwDtbFZ8uvhlfYRKKNjatUejF7ACtBsrdQW4e2iEHaJE a1J+IB5S42OIxhX9rm7uZs9rejXV+VrXYRLYnlRYuLNe4Mee5ym0G5oI X-Gm-Gg: ASbGncu1ZNGSiiGM19IrKh/V3RmIBA/jvA02ViAGmwpm9+bhAaZgGaILuyQFw0FL6Mi AM7mIrgoM7p9lWBZmrYUk1xXSvcdj7Ugz8mWHumhBkjtfxBmq5/Ut6YM/h1UeNXa7vkYjCdIeaZ Wjzv/lzLdTNljEfnZeEnGEl8nas5OWwTo+JtGfo15wrEl79AuFCi2zR8dD2YuXnTKmV9ixn77HM X9jnqvr2IOET6K71O/Ehbe4zTJCcJ7bNjBQTTdYZGPQ51KFtQYwdNatEWcg/YqcylXz8xv/u5Iz 7SFGjdeMihPrjL2zdK3LWfWkfSG7n2t68ihjhL2KHNUMX21EEK9SdCAgw1hzewSgDwxtKc4wsmS WwAlOmo7pH28lqQY6cdBbktZD9DDaFY4cTazF2L2L+Nb8FHcGr3QDdID36zXcXH/AYBScAVgtCH Ut4nh+UA1MmTlaZYXPvwmAw7y55w== X-Google-Smtp-Source: AGHT+IF4fUERXjr9/GquO8BnCSUOnAm5kGVyznTwFVQh3KUd4dX0Gabps7xFnP/iqOvdByNlLK3i7g== X-Received: by 2002:a05:600c:3f12:b0:477:c478:46d7 with SMTP id 5b1f17b1804b1-47939e23802mr18875825e9.22.1765009707151; Sat, 06 Dec 2025 00:28:27 -0800 (PST) Received: from toolbox.. ([87.200.95.144]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-479310a6d9dsm123094705e9.2.2025.12.06.00.28.23 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sat, 06 Dec 2025 00:28:26 -0800 (PST) From: Christian Hewitt To: Detlev Casanova , =?UTF-8?q?Olivier=20Cr=C3=AAte?= , Ezequiel Garcia , Mauro Carvalho Chehab , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Heiko Stuebner , Diederik de Haas , Dmitry Osipenko , Thomas Gleixner , Dragan Simic , Chukun Pan , linux-media@vger.kernel.org, linux-rockchip@lists.infradead.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org Cc: Diederik de Haas , Piotr Oniszczuk Subject: [PATCH 4/4] arm64: dts: rockchip: Add the vdpu346 Video Decoders on RK356X Date: Sat, 6 Dec 2025 08:28:09 +0000 Message-Id: <20251206082809.2040679-5-christianshewitt@gmail.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20251206082809.2040679-1-christianshewitt@gmail.com> References: <20251206082809.2040679-1-christianshewitt@gmail.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Add the vdpu346 Video Decoders to the rk356x-base devicetree to enable support on RK3566 and RK3568 boards. Also add the needed sram and vdec_mmu nodes. Suggested-by: Diederik de Haas Suggested-by: Piotr Oniszczuk Signed-off-by: Christian Hewitt --- arch/arm64/boot/dts/rockchip/rk356x-base.dtsi | 49 +++++++++++++++++++ 1 file changed, 49 insertions(+) diff --git a/arch/arm64/boot/dts/rockchip/rk356x-base.dtsi b/arch/arm64/boo= t/dts/rockchip/rk356x-base.dtsi index c005135089d4..c51179e13657 100644 --- a/arch/arm64/boot/dts/rockchip/rk356x-base.dtsi +++ b/arch/arm64/boot/dts/rockchip/rk356x-base.dtsi @@ -383,6 +383,19 @@ usb2phy1_grf: syscon@fdca8000 { reg =3D <0x0 0xfdca8000 0x0 0x8000>; }; =20 + sram@fdcc0000 { + compatible =3D "mmio-sram"; + reg =3D <0x0 0xfdcc0000 0x0 0xb000>; + ranges =3D <0x0 0x0 0xfdcc0000 0xb000>; + #address-cells =3D <1>; + #size-cells =3D <1>; + + vdec_sram: rkvdec-sram@0 { + reg =3D <0x0 0xb000>; + pool; + }; + }; + pmucru: clock-controller@fdd00000 { compatible =3D "rockchip,rk3568-pmucru"; reg =3D <0x0 0xfdd00000 0x0 0x1000>; @@ -619,6 +632,42 @@ vepu_mmu: iommu@fdee0800 { #iommu-cells =3D <0>; }; =20 + vdec: video-codec@fdf80100 { + compatible =3D "rockchip,rk3568-vdec"; + reg =3D <0x0 0xfdf80200 0x0 0x500>, + <0x0 0xfdf80100 0x0 0x100>, + <0x0 0xfdf80700 0x0 0x100>; + reg-names =3D "function", "link", "cache"; + interrupts =3D ; + clocks =3D <&cru ACLK_RKVDEC>, <&cru HCLK_RKVDEC>, + <&cru CLK_RKVDEC_CA>, <&cru CLK_RKVDEC_CORE>, + <&cru CLK_RKVDEC_HEVC_CA>; + clock-names =3D "axi", "ahb", "cabac", "core", "hevc_cabac"; + assigned-clocks =3D <&cru ACLK_RKVDEC>, + <&cru CLK_RKVDEC_CORE>, + <&cru CLK_RKVDEC_CA>, + <&cru CLK_RKVDEC_HEVC_CA>; + assigned-clock-rates =3D <297000000>, <297000000>, + <297000000>, <600000000>; + iommus =3D <&vdec_mmu>; + power-domains =3D <&power RK3568_PD_RKVDEC>; + resets =3D <&cru SRST_A_RKVDEC>, <&cru SRST_H_RKVDEC>, + <&cru SRST_RKVDEC_CA>, <&cru SRST_RKVDEC_CORE>, + <&cru SRST_RKVDEC_HEVC_CA>; + reset-names =3D "axi", "ahb", "cabac", "core", "hevc_cabac"; + sram =3D <&vdec_sram>; + }; + + vdec_mmu: iommu@fdf80800 { + compatible =3D "rockchip,rk3568-iommu"; + reg =3D <0x0 0xfdf80800 0x0 0x40>, <0x0 0xfdf80840 0x0 0x40>; + interrupts =3D ; + clocks =3D <&cru ACLK_RKVDEC>, <&cru HCLK_RKVDEC>; + clock-names =3D "aclk", "iface"; + power-domains =3D <&power RK3568_PD_RKVDEC>; + #iommu-cells =3D <0>; + }; + sdmmc2: mmc@fe000000 { compatible =3D "rockchip,rk3568-dw-mshc", "rockchip,rk3288-dw-mshc"; reg =3D <0x0 0xfe000000 0x0 0x4000>; --=20 2.34.1