From nobody Wed Dec 17 10:19:39 2025 Received: from mail-pl1-f202.google.com (mail-pl1-f202.google.com [209.85.214.202]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 689E421576E for ; Fri, 5 Dec 2025 01:10:36 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.214.202 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1764897038; cv=none; b=GlRkFI7/GGW4iUy9gSXdAQatYPEoWfHNMsPelkV+92W3erxlfiRYDRXx7Pdr8PfNmnVqq6kPwtWg0QgzvqYWydXlmphFAvqAND2/lNcV9WGhLXjDhDn2gGCzWOdP6TcZu64hC2Wlew1Fu5l3aGcA1R1bCW/YeBSZzlsRfpc6Wtk= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1764897038; c=relaxed/simple; bh=2zkySTL2gIRf1RsG3vNd16XpLLsDDWHLpQxaGSs2sUA=; h=Date:In-Reply-To:Mime-Version:References:Message-ID:Subject:From: To:Cc:Content-Type; b=OuRqhmlybrUmCfj6cVZbdA4Fscf5UZo0G8btq9ipSczUkttwuag3Uwfw2GoJzrUfN/Q3ddmBzoTPJzigH6zx2IFmO+hAP8H9NVcidUz5DQzlpK2yYF9XdTGTurvlGirav+vbXjXzv7tXrgU+ZFOBo7S9GA2D76CkMt/8b+lmyGE= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=google.com; spf=pass smtp.mailfrom=flex--willmcvicker.bounces.google.com; dkim=pass (2048-bit key) header.d=google.com header.i=@google.com header.b=TCwHG6Kb; arc=none smtp.client-ip=209.85.214.202 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=google.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=flex--willmcvicker.bounces.google.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=google.com header.i=@google.com header.b="TCwHG6Kb" Received: by mail-pl1-f202.google.com with SMTP id d9443c01a7336-2958c80fcabso36026785ad.0 for ; Thu, 04 Dec 2025 17:10:36 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=20230601; t=1764897036; x=1765501836; darn=vger.kernel.org; h=cc:to:from:subject:message-id:references:mime-version:in-reply-to :date:from:to:cc:subject:date:message-id:reply-to; bh=fiOsEYutVbO+h1UqOe3paDd0R8z8pvGw0+OBJoG+80k=; b=TCwHG6KboMJZZ00+pVDiXFq6A1w5w1wCND72kd8KRlnR8aCRQEeDvJjIsotOuwchak VwHxE4J27qwjLo/HJuV7ZVz+p1Mvd37DptyEbdDaiKf3+NIz5ML17Rr3NtdYmjTZz7g2 /0upiQvID7uX/bDjv/LSpNaxxZgFlvSeZHnOsh0vGX5lC4LTSBkHA3S8Yj2kPRmcEoxX EZ6Ouwsz97SR3eAXQzr4yXTAy6hPenGWHKehp6DlhrYWaaQetW2ik+rkblsg4vgR7qkV 6+a6qnV7W5M/NA7lWjijunAuCuO7rZUdOciX1rjcDkyB6AsyOoWE67X/CDE6AF90Yz2a BVfw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1764897036; x=1765501836; h=cc:to:from:subject:message-id:references:mime-version:in-reply-to :date:x-gm-message-state:from:to:cc:subject:date:message-id:reply-to; bh=fiOsEYutVbO+h1UqOe3paDd0R8z8pvGw0+OBJoG+80k=; b=qUge2aMfl1RQKtYGtn9D5672h9tnwT3sM4m5kM5FT+z9RwkmzgxjjJ9ESIDvN1/y27 yT55GgeEK24CQ+qEgTOaK4+PEYKv+lv+TKX67rXV8tjXHYPCsOo9S/nVakRlO+JL4cbk cYCUVT6Gnf7O9GCsaRE/fEtQPh1AOOU8Mj3Rj/LVf6oTFq9jL37xho3nnOYFqYSMaOus Wh19jDWCEcuAM63FRssh6neLWlNu0f+JuGWvAJRtsmBIkJeOSsVS/DgTxspHIuMLIuLg UjIRMlOkFOY9DhIOyQWiTS8h5/oEEs3jctlT/cVlqEhSyvQJ0bOUTwzmumk9AaBs2kU7 13/g== X-Forwarded-Encrypted: i=1; AJvYcCWw3nidQbUDyEGFmM50Il4ViqucjbqBywrMpw5Vrmg2JdfGB2hccowaV3ETsHQiqtLqg5HU4WH1+l57cSk=@vger.kernel.org X-Gm-Message-State: AOJu0YzkrsNpEygrjQRTz2NOnUXfq7JFVAZSk7lWiRjsfnKCID+CiRuO gi+AOOEGn5Rt749fJe7gWd1Dkji8j89rAE/PeI6NJb2YeeaAFCjcnaGDJqeL0D8OHohWxusFaad NHImBOkzhZaNfmJkczO8jhIzQvO26Jw== X-Google-Smtp-Source: AGHT+IGwKjR6HoWiAaZHSjZKfvDhjRoj1KNeMWN2XQyeip1Cn/yVXxS2IBKHwOO4uvafLBMoWHmMfbwd8u1Aw+IWG2I= X-Received: from plbjy14.prod.google.com ([2002:a17:903:42ce:b0:297:f856:fba9]) (user=willmcvicker job=prod-delivery.src-stubby-dispatcher) by 2002:a17:903:2b05:b0:295:57f6:76b with SMTP id d9443c01a7336-29d6833c55emr97042065ad.7.1764897035793; Thu, 04 Dec 2025 17:10:35 -0800 (PST) Date: Fri, 5 Dec 2025 01:10:15 +0000 In-Reply-To: <20251205011027.720512-1-willmcvicker@google.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: Mime-Version: 1.0 References: <20251205011027.720512-1-willmcvicker@google.com> X-Mailer: git-send-email 2.52.0.223.gf5cc29aaa4-goog Message-ID: <20251205011027.720512-3-willmcvicker@google.com> Subject: [PATCH v7 2/6] clocksource/drivers/exynos_mct: Set percpu local timer interrupts for ARM64 From: Will McVicker To: Catalin Marinas , Will Deacon , Daniel Lezcano , Thomas Gleixner , Krzysztof Kozlowski , Alim Akhtar Cc: Will McVicker , Donghoon Yu , Rob Herring , John Stultz , Youngmin Nam , Peter Griffin , Tudor Ambarus , "=?UTF-8?q?Andr=C3=A9=20Draszik?=" , Conor Dooley , Marek Szyprowski , "Russell King (Oracle)" , linux-samsung-soc@vger.kernel.org, kernel-team@android.com, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, Hosung Kim Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Hosung Kim To allow the CPU to handle it's own clock events, we need to set the IRQF_PERCPU flag. This prevents the local timer interrupts from migrating to other CPUs. This is only supported on ARM64. Signed-off-by: Hosung Kim [Original commit from https://android.googlesource.com/kernel/gs/+/03267fad= 19f093bac979ca78309483e9eb3a8d16] Reviewed-by: Peter Griffin Reviewed-by: Youngmin Nam Tested-by: Youngmin Nam Suggested-by: Marek Szyprowski Link: https://lore.kernel.org/all/20250827102645.1964659-1-m.szyprowski@sam= sung.com/ Signed-off-by: Will McVicker --- drivers/clocksource/exynos_mct.c | 4 +++- 1 file changed, 3 insertions(+), 1 deletion(-) diff --git a/drivers/clocksource/exynos_mct.c b/drivers/clocksource/exynos_= mct.c index 96361d5dc57d..1429b9d03a58 100644 --- a/drivers/clocksource/exynos_mct.c +++ b/drivers/clocksource/exynos_mct.c @@ -596,7 +596,9 @@ static int __init exynos4_timer_interrupts(struct devic= e_node *np, irq_set_status_flags(mct_irq, IRQ_NOAUTOEN); if (request_irq(mct_irq, exynos4_mct_tick_isr, - IRQF_TIMER | IRQF_NOBALANCING, + IRQF_TIMER | IRQF_NOBALANCING | + (IS_ENABLED(CONFIG_ARM64) ? + IRQF_PERCPU : 0), pcpu_mevt->name, pcpu_mevt)) { pr_err("exynos-mct: cannot register IRQ (cpu%d)\n", cpu); --=20 2.52.0.223.gf5cc29aaa4-goog