From nobody Fri Dec 19 18:52:57 2025 Received: from mail-ed1-f48.google.com (mail-ed1-f48.google.com [209.85.208.48]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 394E52550D4 for ; Thu, 4 Dec 2025 06:17:14 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.208.48 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1764829035; cv=none; b=WGu5H6s4vwI3FLDO3oVAaZ3/hiGGT1K2R+bfvcRFsnr3eIrCXgf8qqHxaRwMkboaemQ57tIv08Akx1MQnS6h98eF5pWsUQJPHt12hLwUUIwtVjk1xWzWzKGQuWr9geZUTzqCqcZiNQew6qH/9iQtZW38KimfaxgX5m8BHEC7hy0= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1764829035; c=relaxed/simple; bh=uBzb5hn8RwRxDCS3Rfjd1ySeo8/NB82z2Y70tDhB9tc=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=nJauupUmKCfiWFtUiQrW3ceyVaBmu8BRq4h5KKijZMDLj/QE6bkPerzpQQrt/IePbL0viuTiMjzuCwshUp6eBOQbvOeplrysNhKfP9qQ2OkVrqMfn2yj0armlFRIatT8h2+SoPlvPjJ91/UHawDNRHDg2s2NnNIZ+mug796lCBo= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=PgfAGVmF; arc=none smtp.client-ip=209.85.208.48 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="PgfAGVmF" Received: by mail-ed1-f48.google.com with SMTP id 4fb4d7f45d1cf-64198771a9bso905773a12.2 for ; Wed, 03 Dec 2025 22:17:14 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1764829032; x=1765433832; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=wDV4ueJ5OUHwsY4jMIVfrhYRT+0a4XHLxBIh9+KCo7E=; b=PgfAGVmFCm2cl4ESqWNRWEBmC6sXHfsz21I/xPctdrFnA6kWasg+71OM4WlApeXBLa Q2pQfsk/80lmgU8M5kBfSeOJe4CAi3wFSzQdmNnd+uNTsIX3TbhUW/GrJtc6bCdFdWyH vDkTnq/rfF1B5Ya37nBoQMwZsA/ELtVgluq2A8CD6vnr1RpooVtV9ttFST1FYDADjj8E fcy+IERsTceE37q6NCUXJvcEPlZhi1NGuUn4rmM84ogtay41NLMHwbwubKBIwO1080RL GKEpmeFlmyHiiGnrXvHKNeY+mt3lptTvajnyn5yKvB/DJ90GfKizjYiqdpUcvwU1Ux2E bH9g== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1764829032; x=1765433832; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=wDV4ueJ5OUHwsY4jMIVfrhYRT+0a4XHLxBIh9+KCo7E=; b=dyYkL3nd5qzqzpI+RoXY/etVHlwa+0A5xPXzjUkXcsxDqS0V3L8dGNQpP2YKb9bwC8 TKaQvxO/qd24HIzqPjy9QNDkODuihnXvAd72nhsCQ7+bh7HNMZoPB0YxmBESTfK8bC7k GqWANeomJ8fStsA8MBh2UubyYDZYlKcJU14C5cEWp66riA/HIovD9trvgQYAxjQnEQqO ylsqth94z1Rj92lEqpc/8KEJ7/MSSt5SrICWiu6YwDOrzXB4F+ys6id6vrFtgOJQygYB wLFf8Jd8D7o4oLd94OA5Wl2IQm/9tGZ/F+HRbSQ+JXWQKY6S5AL6r7AjeLDWSbzixjGi 7AaQ== X-Forwarded-Encrypted: i=1; AJvYcCXcRh0HldGO5YkLFKuF/XBx9WuRrKIDn+OV3fVXKaOA4H+bKlVrsb7waOY2Wqw20+E0ORJH7YASxwf4mJE=@vger.kernel.org X-Gm-Message-State: AOJu0YwZn7e5BMRpfNPIdqpkdWlIlzSa/hAUMWlRPTlMG3pjlbuhb1xL jmvsu2BEf/gpxSyrl/4Sb+Xv0y/wA+dD++h0t+sWiCHeQ8y+6YvvYhBi X-Gm-Gg: ASbGncveDAa+MsJ1QTRTARznj0NIJECaBVsMAKH0gf4AOi/kLpEIt3e1MWfWjdDs9tQ U+sSVMFMfblMM2DFTVkjerjdDMd0OTY59I4CN8PgtOcSu5gDHc3vT/FETNu2nBDftRLh8wyX6cp c6f1HTBx+POmwr9HuKMHkAtt7MnOqVxASBiVibxfyydaukVn8dEUo1nV6gWSEp7J0qkz6/xtE9K nRpNNHG/sD4QWjSkaGnfa1zlEtCcXBxbVyaKotVWUrhROAXAkXzzm2VCW52n89y4Q3e6n12KdNG +BBwF8L2UsCGkchOvXoH4jI/Z2VBuRRku2i2YVqdcGNEFPk+1dowyCZjg16lFnXo8hrVFBWLlsh aHb3YDQmKSA+jqrulK/9n3vxO9MQdVFMQbS4HeOB5m1VFl/7/qB8KPmdsBAIOSClX5XGmNBoETK k= X-Google-Smtp-Source: AGHT+IHjjOps7OFhIOvLIknNQvKPCH2qAuahzZ5Rpu+KEg83rMQ1MpF/A+ajRn484dw3CkB2Jg5bjA== X-Received: by 2002:a05:6402:1eca:b0:640:cdad:d2c0 with SMTP id 4fb4d7f45d1cf-6479c49b919mr4308385a12.25.1764829032448; Wed, 03 Dec 2025 22:17:12 -0800 (PST) Received: from xeon ([188.163.112.74]) by smtp.gmail.com with ESMTPSA id 4fb4d7f45d1cf-647b2ec2d8csm490159a12.5.2025.12.03.22.17.11 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 03 Dec 2025 22:17:12 -0800 (PST) From: Svyatoslav Ryhel To: Rob Herring , Krzysztof Kozlowski , Conor Dooley , Thierry Reding , Thierry Reding , Jonathan Hunter , Prashant Gaikwad , Michael Turquette , Stephen Boyd , Mikko Perttunen , David Airlie , Simona Vetter , Svyatoslav Ryhel , Dmitry Osipenko , Charan Pedumuru Cc: devicetree@vger.kernel.org, linux-tegra@vger.kernel.org, linux-kernel@vger.kernel.org, linux-clk@vger.kernel.org, dri-devel@lists.freedesktop.org Subject: [PATCH v2 1/4 RESEND] clk: tegra20: reparent dsi clock to pll_d_out0 Date: Thu, 4 Dec 2025 08:17:00 +0200 Message-ID: <20251204061703.5579-2-clamor95@gmail.com> X-Mailer: git-send-email 2.51.0 In-Reply-To: <20251204061703.5579-1-clamor95@gmail.com> References: <20251204061703.5579-1-clamor95@gmail.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Reparent DSI clock to PLLD_OUT0 instead of directly descend from PLLD. Signed-off-by: Svyatoslav Ryhel Acked-by: Stephen Boyd --- drivers/clk/tegra/clk-tegra20.c | 6 +++--- 1 file changed, 3 insertions(+), 3 deletions(-) diff --git a/drivers/clk/tegra/clk-tegra20.c b/drivers/clk/tegra/clk-tegra2= 0.c index bf9a9f8ddf62..9160f27a6cf0 100644 --- a/drivers/clk/tegra/clk-tegra20.c +++ b/drivers/clk/tegra/clk-tegra20.c @@ -801,9 +801,9 @@ static void __init tegra20_periph_clk_init(void) clks[TEGRA20_CLK_MC] =3D clk; =20 /* dsi */ - clk =3D tegra_clk_register_periph_gate("dsi", "pll_d", 0, clk_base, 0, - 48, periph_clk_enb_refcnt); - clk_register_clkdev(clk, NULL, "dsi"); + clk =3D tegra_clk_register_periph_gate("dsi", "pll_d_out0", 0, + clk_base, 0, TEGRA20_CLK_DSI, + periph_clk_enb_refcnt); clks[TEGRA20_CLK_DSI] =3D clk; =20 /* csus */ --=20 2.48.1 From nobody Fri Dec 19 18:52:57 2025 Received: from mail-ej1-f48.google.com (mail-ej1-f48.google.com [209.85.218.48]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 9EEA1306B0C for ; Thu, 4 Dec 2025 06:17:15 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.218.48 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1764829037; cv=none; b=DVPyQ6fZNDaynzuFBSNuTgW3ojuRh+Ukll7DQYob6KPxfV3GMhYtGCBTK1RiRCZ1CiEx3s9c4MyqEwR1gvrXn5MIkj2nRnw9PUYodTi+3WRTjjnsSXpKlw5HN1TS6YTIUUNqc1JSbum/z1r3W9jV6ltDzhu4AXQM1SMMKLOtyTs= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1764829037; c=relaxed/simple; bh=YvGQg0thiYAJim0fiKMQbCpji4LJk7ivjKm2DBhO1ss=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=AGDNJl852AzljgUY+AysVGFIrRIEGJYc2/GuL5bbrP2OxnyLA5XWpxBiq+2Nvp4c+qAVu/fzblkforGzmAtHVmq6iAhxwJO0NaZGO45cFu2uHRqulgmbWTi+UQcTGOj9MtCZAYyzIj1StUEYTvpxqx0H2cFMYjpuzhugCvBZvi4= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=GybVkWue; arc=none smtp.client-ip=209.85.218.48 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="GybVkWue" Received: by mail-ej1-f48.google.com with SMTP id a640c23a62f3a-b734fcbf1e3so117093766b.3 for ; Wed, 03 Dec 2025 22:17:15 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1764829034; x=1765433834; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=Cwcex3lGNThFvVtHDavDxMhxsou2FIVI5X6A3gfDqZg=; b=GybVkWueXXpjZSJADApAbtdwVaiuS9CNIBrVgAwpkJ32cMxRgcIvygdiYjkrLGQInU cFgL95YDsFQMAz+PF0gq1Ozk3vWjVvaAgTptjyNRKV0nMLiXssdOr9hsH65QnLugEVMp fSG18VXCFRTN1Fk8ADXnajt8CTe+UYm1Y1nv9tOhX2dyJDgfpkjdxQVluTsT8XHSiqMg XhM1UwRRo7OBjyEbpxpH2n0y5wKm+fLxxmKHqgPGVFcm2FoS86TBBRi2KZVHUubTrnKQ j1pQz/sODLzy5qX1sCElskn413ySYKhDNLxEQu0o/UNJcSNnsMur2AYTYLR+WcSzfEF7 dxeA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1764829034; x=1765433834; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=Cwcex3lGNThFvVtHDavDxMhxsou2FIVI5X6A3gfDqZg=; b=gEvydapsm48s4VQ0erDM9U81IQbztebFa90Uotz2Q+KNfrcWmfha6N83KMNt/P0EIn FzvhatpwSdwhCTh0gtdeAq9fAgoiR+KydG7jfB5v2atybIPEa22jcqe/0ufg8oE7Q+/2 gi3a0MXOCxQh2DaJNJjIotTda/9VI4SyDwZrwnR9wGmXBUeftvq18Ah4xcfqvvX2SJG5 D6/Oa07jRscWiIAjt35uJgUPXUeumw3XyTTWrac1EfMVjXNWMDXMQkD3I4X3/QKDHFZS KI+mSfjvxE9gAuD2owAM8R+dvX1BPEXxgFjBIeAMNQCnz329vY1kA87CL/KM0uBXR30d k5kQ== X-Forwarded-Encrypted: i=1; AJvYcCXyaVk6lDnUc8TP/XO2yeHGTymIZswOsZI4Yhl6YEiNkhY+PEzAJE4Hy5cbjGoXH78UEK2npW+21+r4SlQ=@vger.kernel.org X-Gm-Message-State: AOJu0Yzcwc2pce4Xsb36zerik9fMCwNQ+/ueHkgVwM22dZrajmgM29/T ZCotV/NUUMovu3oQUutNM3up1E8JvAte3brYJfxI7fK1gbWLPHpD28nX X-Gm-Gg: ASbGncsl6upCqeLfSqCo6cwa1l8cCFX13qMWCzBsw/4/X1FXrOjA9TwG+FA5lL6TQwX wIndjRnQG5x0V8SVQWiWrZqTEZ3Zzo7zkNwe8fnOuqsYOFxb+pBbHcDpD/TMTAvo9gDXB9N708o 4HbstxCgwJQvKDouOQ+a8uZD6H9LZamekeeFGpfolB1kouWEn7X5NWUds5CVIb679R8HVNCpDos vaAbwBhf+Ay4yx7ZXY/CkvJGjYkgmD2Mj480FQPzF2ZZzrH0ZgDBoaNXJxDk4PvVGvOIeluIko0 i9lT/z8oqh4KYE4xmqX6cFcUCZqh3WE6eV+JZsjhwF1SH3jdFP43X6XjGekY4xeOOnvS8AmtWQP Wl8Fwmvg3UVJl5HU+2b1LQwi/PMcDFJI8YIevnydJPwxRZZqN7ZOCudAfVBcqCGOgZLlLXCRcF/ s= X-Google-Smtp-Source: AGHT+IG7eLUO/lnnllbPhbV5xWFj7aQXNW+5SwKDRXXpuxxlU1Kc0BYcXWXlKX7dj/KXGoOhGhU6rw== X-Received: by 2002:a17:907:1b05:b0:b72:d9f1:75e5 with SMTP id a640c23a62f3a-b79dbe8d527mr523744066b.20.1764829033747; Wed, 03 Dec 2025 22:17:13 -0800 (PST) Received: from xeon ([188.163.112.74]) by smtp.gmail.com with ESMTPSA id 4fb4d7f45d1cf-647b2ec2d8csm490159a12.5.2025.12.03.22.17.12 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 03 Dec 2025 22:17:13 -0800 (PST) From: Svyatoslav Ryhel To: Rob Herring , Krzysztof Kozlowski , Conor Dooley , Thierry Reding , Thierry Reding , Jonathan Hunter , Prashant Gaikwad , Michael Turquette , Stephen Boyd , Mikko Perttunen , David Airlie , Simona Vetter , Svyatoslav Ryhel , Dmitry Osipenko , Charan Pedumuru Cc: devicetree@vger.kernel.org, linux-tegra@vger.kernel.org, linux-kernel@vger.kernel.org, linux-clk@vger.kernel.org, dri-devel@lists.freedesktop.org Subject: [PATCH v2 2/4 RESEND] gpu/drm: tegra: dsi: move prepare function to the top of encoder enable Date: Thu, 4 Dec 2025 08:17:01 +0200 Message-ID: <20251204061703.5579-3-clamor95@gmail.com> X-Mailer: git-send-email 2.51.0 In-Reply-To: <20251204061703.5579-1-clamor95@gmail.com> References: <20251204061703.5579-1-clamor95@gmail.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" The tegra_dsi_prepare function performs hardware setup and should be called before any register readings or there will be a risk of device hangup on register access. To avoid this situation, tegra_dsi_prepare must be called at the beginning of tegra_dsi_encoder_enable. Signed-off-by: Svyatoslav Ryhel --- drivers/gpu/drm/tegra/dsi.c | 12 ++++++------ 1 file changed, 6 insertions(+), 6 deletions(-) diff --git a/drivers/gpu/drm/tegra/dsi.c b/drivers/gpu/drm/tegra/dsi.c index 278bf2c85524..8e80c7efe8b4 100644 --- a/drivers/gpu/drm/tegra/dsi.c +++ b/drivers/gpu/drm/tegra/dsi.c @@ -914,6 +914,12 @@ static void tegra_dsi_encoder_enable(struct drm_encode= r *encoder) u32 value; int err; =20 + err =3D tegra_dsi_prepare(dsi); + if (err < 0) { + dev_err(dsi->dev, "failed to prepare: %d\n", err); + return; + } + /* If the bootloader enabled DSI it needs to be disabled * in order for the panel initialization commands to be * properly sent. @@ -923,12 +929,6 @@ static void tegra_dsi_encoder_enable(struct drm_encode= r *encoder) if (value & DSI_POWER_CONTROL_ENABLE) tegra_dsi_disable(dsi); =20 - err =3D tegra_dsi_prepare(dsi); - if (err < 0) { - dev_err(dsi->dev, "failed to prepare: %d\n", err); - return; - } - state =3D tegra_dsi_get_state(dsi); =20 tegra_dsi_set_timeout(dsi, state->bclk, state->vrefresh); --=20 2.48.1 From nobody Fri Dec 19 18:52:57 2025 Received: from mail-ej1-f45.google.com (mail-ej1-f45.google.com [209.85.218.45]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 87A083090EB for ; Thu, 4 Dec 2025 06:17:17 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.218.45 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1764829039; cv=none; b=UinxCrtOo+vSq7MBz5Tyvb1PxtNtAQZC+0lMyHqHR0mYOql5IUum6JTHWmSo9ECpeMOm6W/hvltZ4ymMDwK7swdZhAIQfkmPBE8vXqkXX8Fjjzuf0Y3A+HmkdLkU8KQvX/my0rysBb2pPsh4sJhClnhKeBeCR+3xuY1vGW50AvE= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1764829039; c=relaxed/simple; bh=7MhN37ZrjcndwEVK0UG8bIaOv/sX3fYUDn7Msl1T6HE=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=XCvZec/hsH/OYAcrWxQq4oBR0csRs2qR+Lq0Uhpf7PK6/75erpchVmvKyRXuQXp5YAr0Co0Y2N/QVqdUigDVJULCPAbd7HUGhkCi0xdp0ePzTjSGoxfYssDtSAvJopMnAbNX99rcq2raxFIFzHUZmqJJ1z0i2uU1+Hmc4HBMCAs= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=O5K5VgTo; arc=none smtp.client-ip=209.85.218.45 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="O5K5VgTo" Received: by mail-ej1-f45.google.com with SMTP id a640c23a62f3a-b735e278fa1so97969666b.0 for ; Wed, 03 Dec 2025 22:17:16 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1764829035; x=1765433835; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=SrokhqA6GJ5qHaATPIZtdAEmnKVCv3ZhPjrr90tfwBE=; b=O5K5VgTo//FmbhHZ9llCWQXTaS5wNdslSmTjKUjMR3gzcR0mG5WofKSO4/lX6YFrmK h7//7Hxco6wqUfyR/eTn1KkYKN6elEL5BM6ezVJSlJiiUX7b50JmzwjzHCF2q7Y07fFG twRN8cEmJhDrGPTEYyDNGWuwCmoSwRTaGjkX7ZMerI/8e8ECjXEx7/xP3p4FGP+uCNm/ ZPStqUIDwq/r9oOD85YauDel4A56ck2Yq+UZsB5OohreKBB5uEcfaVqnpMKqhAp/H6tj mD1TwFMRocXDwddr/qDZDTLzF2/ju4ihs3K4bGYHhAt6QZedQPuqOjsGRsi88T5OhL6t UYOA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1764829035; x=1765433835; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=SrokhqA6GJ5qHaATPIZtdAEmnKVCv3ZhPjrr90tfwBE=; b=AIceoF/hr0U6cKWVXlRcK9n/NaHni1WqBU2czQ4KrII0AEoEkobbXn7X8h1vMFyWFi yQQ0kHOG10fxVGFsyd1II66P8TsHKu/5tbLoOq3jeAPnZ7GRFnQrb+LM7yaU+UiXlpGW kxYsoRrKattOxvNVs58ZDu5Hstei/3NlLUdxX3YB4Ix/u76Bb/hPtnGTV3M0IXlseDlL X8GBid4Ju15TilmICF/Ql8ce00xcfbTkQHpc9q1cVq24BBXGJdHpJjSEh78JLonfh/8c FA04uTd8NemzJLslLcOau9NZd2ko0nCneKE0rOp5eTaEUCt+WAnVDkIlswPs3Uzmsrnr Ct/Q== X-Forwarded-Encrypted: i=1; AJvYcCWrgdoxFtE1r6/lgfBSZnPTCnaNWwShF6N0M90XsXEmPHYJnPgVROLX7is6LPdacd35Mn4Vk5Efu5V3C5c=@vger.kernel.org X-Gm-Message-State: AOJu0YxvRjbRDPfzqwsysa+nuuP7EommATvArk5savKVhA5VMmztrKQx MhhXF34dmOfRBnAkIMXBFMr/gtrr+Pfjfl+JwqVMtqKm9xhqbypXFDvy X-Gm-Gg: ASbGncvTxW66rh7vwdhpqn7gV1KDPKXERcQ3HA63dClo9wfKYqyIMNfs5BZJG3i/Cca JDgYG+FEmw2D06grXeQShBSda/vgm2NGxWCIn+N9hbbm2HEb74hjV+eZ7Ukog6XO2qO2+rZZZsf /ruklyDXrhQ8cN8EpfeE5s6h/VDih6uzb3sWzjzMKOBZ1rbSOfCykG9CSC/NxeZfYcs/Baa0OSA GQmwjYkKIjv4TyxOdFaf43z+LvpWCagaCfW1MUaxkuo0BheeCWPFwv1Sbq/bM8dsLnJu2H5/gHv 3lSBiH0MrIbDoMLZCghVDRPVM9VOaQunQC2NFmyIHW0OPecfOjF0+PkQvzMP0oVI3A8LR3JWOWA jilUSbBXo4KiVP9CmoVciWAOOolhKql5H8U+26dg7mVKEQ5f5az51spFpPVv/rDcEnlAyynOTN7 sN8asvlfL6tw== X-Google-Smtp-Source: AGHT+IGGRcCBn7dDmnJ9YtWI4tOlSL4ai8HDBzVnkC7QNxtJAImhu/v/dhsGR+njm+E47PKBNIF3OQ== X-Received: by 2002:a17:906:794a:b0:b72:af1f:af7d with SMTP id a640c23a62f3a-b79ec674170mr204057766b.29.1764829035144; Wed, 03 Dec 2025 22:17:15 -0800 (PST) Received: from xeon ([188.163.112.74]) by smtp.gmail.com with ESMTPSA id 4fb4d7f45d1cf-647b2ec2d8csm490159a12.5.2025.12.03.22.17.13 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 03 Dec 2025 22:17:14 -0800 (PST) From: Svyatoslav Ryhel To: Rob Herring , Krzysztof Kozlowski , Conor Dooley , Thierry Reding , Thierry Reding , Jonathan Hunter , Prashant Gaikwad , Michael Turquette , Stephen Boyd , Mikko Perttunen , David Airlie , Simona Vetter , Svyatoslav Ryhel , Dmitry Osipenko , Charan Pedumuru Cc: devicetree@vger.kernel.org, linux-tegra@vger.kernel.org, linux-kernel@vger.kernel.org, linux-clk@vger.kernel.org, dri-devel@lists.freedesktop.org Subject: [PATCH v2 3/4 RESEND] gpu/drm: tegra: dsi: add support for Tegra20/Tegra30 Date: Thu, 4 Dec 2025 08:17:02 +0200 Message-ID: <20251204061703.5579-4-clamor95@gmail.com> X-Mailer: git-send-email 2.51.0 In-Reply-To: <20251204061703.5579-1-clamor95@gmail.com> References: <20251204061703.5579-1-clamor95@gmail.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Tegra20 and Tegra30 are fully compatible with existing tegra DSI driver apart from clock configuration and PAD calibration which are addressed by this patch. Signed-off-by: Svyatoslav Ryhel --- drivers/gpu/drm/tegra/drm.c | 2 + drivers/gpu/drm/tegra/dsi.c | 88 ++++++++++++++++++++++++------------- drivers/gpu/drm/tegra/dsi.h | 15 +++++++ 3 files changed, 74 insertions(+), 31 deletions(-) diff --git a/drivers/gpu/drm/tegra/drm.c b/drivers/gpu/drm/tegra/drm.c index 4596073fe28f..5d64cd57e764 100644 --- a/drivers/gpu/drm/tegra/drm.c +++ b/drivers/gpu/drm/tegra/drm.c @@ -1359,10 +1359,12 @@ static SIMPLE_DEV_PM_OPS(host1x_drm_pm_ops, host1x_= drm_suspend, =20 static const struct of_device_id host1x_drm_subdevs[] =3D { { .compatible =3D "nvidia,tegra20-dc", }, + { .compatible =3D "nvidia,tegra20-dsi", }, { .compatible =3D "nvidia,tegra20-hdmi", }, { .compatible =3D "nvidia,tegra20-gr2d", }, { .compatible =3D "nvidia,tegra20-gr3d", }, { .compatible =3D "nvidia,tegra30-dc", }, + { .compatible =3D "nvidia,tegra30-dsi", }, { .compatible =3D "nvidia,tegra30-hdmi", }, { .compatible =3D "nvidia,tegra30-gr2d", }, { .compatible =3D "nvidia,tegra30-gr3d", }, diff --git a/drivers/gpu/drm/tegra/dsi.c b/drivers/gpu/drm/tegra/dsi.c index 8e80c7efe8b4..d079aa7d2a85 100644 --- a/drivers/gpu/drm/tegra/dsi.c +++ b/drivers/gpu/drm/tegra/dsi.c @@ -53,6 +53,10 @@ to_dsi_state(struct drm_connector_state *state) return container_of(state, struct tegra_dsi_state, base); } =20 +struct tegra_dsi_config { + u32 dsi_version; +}; + struct tegra_dsi { struct host1x_client client; struct tegra_output output; @@ -82,6 +86,8 @@ struct tegra_dsi { /* for ganged-mode support */ struct tegra_dsi *master; struct tegra_dsi *slave; + + const struct tegra_dsi_config *config; }; =20 static inline struct tegra_dsi * @@ -663,39 +669,46 @@ static int tegra_dsi_pad_enable(struct tegra_dsi *dsi) { u32 value; =20 - value =3D DSI_PAD_CONTROL_VS1_PULLDN(0) | DSI_PAD_CONTROL_VS1_PDIO(0); - tegra_dsi_writel(dsi, value, DSI_PAD_CONTROL_0); + if (dsi->config->dsi_version =3D=3D TEGRA_DSI_V1) { + /* + * XXX Is this still needed? The module reset is deasserted right + * before this function is called. + */ + tegra_dsi_writel(dsi, 0, DSI_PAD_CONTROL_0); + tegra_dsi_writel(dsi, 0, DSI_PAD_CONTROL_1); + tegra_dsi_writel(dsi, 0, DSI_PAD_CONTROL_2); + tegra_dsi_writel(dsi, 0, DSI_PAD_CONTROL_3); + tegra_dsi_writel(dsi, 0, DSI_PAD_CONTROL_4); + + value =3D DSI_PAD_CONTROL_VS1_PULLDN(0) | DSI_PAD_CONTROL_VS1_PDIO(0); + tegra_dsi_writel(dsi, value, DSI_PAD_CONTROL_0); + + value =3D DSI_PAD_SLEW_UP(0x7) | DSI_PAD_SLEW_DN(0x7) | + DSI_PAD_LP_UP(0x1) | DSI_PAD_LP_DN(0x1) | + DSI_PAD_OUT_CLK(0x0); + tegra_dsi_writel(dsi, value, DSI_PAD_CONTROL_2); + + value =3D DSI_PAD_PREEMP_PD_CLK(0x3) | DSI_PAD_PREEMP_PU_CLK(0x3) | + DSI_PAD_PREEMP_PD(0x03) | DSI_PAD_PREEMP_PU(0x3); + tegra_dsi_writel(dsi, value, DSI_PAD_CONTROL_3); + } else { + value =3D DSI_PAD_CONTROL_LPUPADJ(0x1) | DSI_PAD_CONTROL_LPDNADJ(0x1) | + DSI_PAD_CONTROL_PREEMP_EN(0x1) | DSI_PAD_CONTROL_SLEWDNADJ(0x6) | + DSI_PAD_CONTROL_SLEWUPADJ(0x6) | DSI_PAD_CONTROL_PDIO(0) | + DSI_PAD_CONTROL_PDIO_CLK(0) | DSI_PAD_CONTROL_PULLDN_ENAB(0); + tegra_dsi_writel(dsi, value, DSI_PAD_CONTROL_0); + } =20 return 0; } =20 static int tegra_dsi_pad_calibrate(struct tegra_dsi *dsi) { - u32 value; int err; =20 - /* - * XXX Is this still needed? The module reset is deasserted right - * before this function is called. - */ - tegra_dsi_writel(dsi, 0, DSI_PAD_CONTROL_0); - tegra_dsi_writel(dsi, 0, DSI_PAD_CONTROL_1); - tegra_dsi_writel(dsi, 0, DSI_PAD_CONTROL_2); - tegra_dsi_writel(dsi, 0, DSI_PAD_CONTROL_3); - tegra_dsi_writel(dsi, 0, DSI_PAD_CONTROL_4); - /* start calibration */ tegra_dsi_pad_enable(dsi); =20 - value =3D DSI_PAD_SLEW_UP(0x7) | DSI_PAD_SLEW_DN(0x7) | - DSI_PAD_LP_UP(0x1) | DSI_PAD_LP_DN(0x1) | - DSI_PAD_OUT_CLK(0x0); - tegra_dsi_writel(dsi, value, DSI_PAD_CONTROL_2); - - value =3D DSI_PAD_PREEMP_PD_CLK(0x3) | DSI_PAD_PREEMP_PU_CLK(0x3) | - DSI_PAD_PREEMP_PD(0x03) | DSI_PAD_PREEMP_PU(0x3); - tegra_dsi_writel(dsi, value, DSI_PAD_CONTROL_3); - err =3D tegra_mipi_start_calibration(dsi->mipi); if (err < 0) return err; @@ -1577,6 +1590,7 @@ static int tegra_dsi_probe(struct platform_device *pd= ev) if (!dsi) return -ENOMEM; =20 + dsi->config =3D of_device_get_match_data(&pdev->dev); dsi->output.dev =3D dsi->dev =3D &pdev->dev; dsi->video_fifo_depth =3D 1920; dsi->host_fifo_depth =3D 64; @@ -1615,7 +1629,7 @@ static int tegra_dsi_probe(struct platform_device *pd= ev) goto remove; } =20 - dsi->clk_lp =3D devm_clk_get(&pdev->dev, "lp"); + dsi->clk_lp =3D devm_clk_get_optional(&pdev->dev, "lp"); if (IS_ERR(dsi->clk_lp)) { err =3D dev_err_probe(&pdev->dev, PTR_ERR(dsi->clk_lp), "cannot get low-power clock\n"); @@ -1636,10 +1650,12 @@ static int tegra_dsi_probe(struct platform_device *= pdev) goto remove; } =20 - err =3D tegra_dsi_setup_clocks(dsi); - if (err < 0) { - dev_err(&pdev->dev, "cannot setup clocks\n"); - goto remove; + if (dsi->config->dsi_version =3D=3D TEGRA_DSI_V1) { + err =3D tegra_dsi_setup_clocks(dsi); + if (err < 0) { + dev_err(&pdev->dev, "cannot setup clocks\n"); + goto remove; + } } =20 dsi->regs =3D devm_platform_ioremap_resource(pdev, 0); @@ -1703,11 +1719,21 @@ static void tegra_dsi_remove(struct platform_device= *pdev) tegra_mipi_free(dsi->mipi); } =20 +static const struct tegra_dsi_config tegra20_dsi_config =3D { + .dsi_version =3D TEGRA_DSI_V0, +}; + +static const struct tegra_dsi_config tegra114_dsi_config =3D { + .dsi_version =3D TEGRA_DSI_V1, +}; + static const struct of_device_id tegra_dsi_of_match[] =3D { - { .compatible =3D "nvidia,tegra210-dsi", }, - { .compatible =3D "nvidia,tegra132-dsi", }, - { .compatible =3D "nvidia,tegra124-dsi", }, - { .compatible =3D "nvidia,tegra114-dsi", }, + { .compatible =3D "nvidia,tegra210-dsi", .data =3D &tegra114_dsi_config }, + { .compatible =3D "nvidia,tegra132-dsi", .data =3D &tegra114_dsi_config }, + { .compatible =3D "nvidia,tegra124-dsi", .data =3D &tegra114_dsi_config }, + { .compatible =3D "nvidia,tegra114-dsi", .data =3D &tegra114_dsi_config }, + { .compatible =3D "nvidia,tegra30-dsi", .data =3D &tegra20_dsi_config }, + { .compatible =3D "nvidia,tegra20-dsi", .data =3D &tegra20_dsi_config }, { }, }; MODULE_DEVICE_TABLE(of, tegra_dsi_of_match); diff --git a/drivers/gpu/drm/tegra/dsi.h b/drivers/gpu/drm/tegra/dsi.h index f39594e65e97..5049ec7813c7 100644 --- a/drivers/gpu/drm/tegra/dsi.h +++ b/drivers/gpu/drm/tegra/dsi.h @@ -95,6 +95,16 @@ #define DSI_TALLY_LRX(x) (((x) & 0xff) << 8) #define DSI_TALLY_HTX(x) (((x) & 0xff) << 0) #define DSI_PAD_CONTROL_0 0x4b +/* DSI V0 */ +#define DSI_PAD_CONTROL_PULLDN_ENAB(x) (((x) & 0x1) << 28) +#define DSI_PAD_CONTROL_SLEWUPADJ(x) (((x) & 0x7) << 24) +#define DSI_PAD_CONTROL_SLEWDNADJ(x) (((x) & 0x7) << 20) +#define DSI_PAD_CONTROL_PREEMP_EN(x) (((x) & 0x1) << 19) +#define DSI_PAD_CONTROL_PDIO_CLK(x) (((x) & 0x1) << 18) +#define DSI_PAD_CONTROL_PDIO(x) (((x) & 0x3) << 16) +#define DSI_PAD_CONTROL_LPUPADJ(x) (((x) & 0x3) << 14) +#define DSI_PAD_CONTROL_LPDNADJ(x) (((x) & 0x3) << 12) +/* DSI V1 */ #define DSI_PAD_CONTROL_VS1_PDIO(x) (((x) & 0xf) << 0) #define DSI_PAD_CONTROL_VS1_PDIO_CLK (1 << 8) #define DSI_PAD_CONTROL_VS1_PULLDN(x) (((x) & 0xf) << 16) @@ -140,4 +150,9 @@ enum tegra_dsi_format { TEGRA_DSI_FORMAT_24P, }; =20 +enum tegra_dsi_version { + TEGRA_DSI_V0, + TEGRA_DSI_V1, +}; + #endif --=20 2.48.1 From nobody Fri Dec 19 18:52:57 2025 Received: from mail-ed1-f51.google.com (mail-ed1-f51.google.com [209.85.208.51]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id A261A25D1E9 for ; Thu, 4 Dec 2025 06:17:18 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.208.51 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1764829041; cv=none; b=JogL3MoHyBGyxXqvA1qqpQz05IFnXrfWDKsZVEhSDxEVzPdX84mcMpdWCyfnaXZAW0GmknIo3Jubw7/JdL2dXaJkqVIPror/tS+gyWHNvzKv8EFY9Vk6bJqbyPnHbbTa+iZb1vT4pR766yCqjgqa9JNhJjOFYtjjKtMLG1mDwOA= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1764829041; c=relaxed/simple; bh=eWyb4phIDaB9Lh/G9uzUO+x1BpVASAfd4mHwSb0xves=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=c6CsQJrJlreWQ+RNKaywbIhfojlGJoXU8ShIwqH5uucjKN+1Ies1XD5cZ69TX5DRIAqTTUk3sQlwJq3fE8YKNYkfSUhdB/GRFhUREWKyPpNagyFWw7vh+/LY3xHkKFMrbmwZJ2JSJ+EX86P3MRhtwdr8dUxmgjkYtTfjWyaFQBc= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=D+lwXgVX; arc=none smtp.client-ip=209.85.208.51 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="D+lwXgVX" Received: by mail-ed1-f51.google.com with SMTP id 4fb4d7f45d1cf-640b0639dabso793691a12.3 for ; Wed, 03 Dec 2025 22:17:18 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1764829037; x=1765433837; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=xO0aKgv2KbReOFRNCLP5zz82s3c058MLvHztpGFjRTA=; b=D+lwXgVXdQseiKugeTT8HEZFr0ZO6YSkedO8eM+HLQ50AhzKD0DNdNZnvpEclhBohM d59s76kADxcGJP0o0w1XVGJTgVRjjrdqsU+vqiSKVexm7rdkm8Xlqc/iqGMpqvDp0q2X lHvH5Q+ltT6ZpBy5pCWBM+d/WA5Lmvmken6ZPSCIMcAGcx1KLbNm/hPpV4Go+ifmXE6o 2yGHXOEYsYb4eJMkDLtibyNR49HvUljuHsMAkj6BljNflzHmEqzfmOGdjP99u7RlwnQt nsAAlV5ksTVU6R55KEsgqiyFNstg5Xz3bNPXgBV80wjgWzGnzUGat5L4CHD8/ocs5wqY mT4g== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1764829037; x=1765433837; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=xO0aKgv2KbReOFRNCLP5zz82s3c058MLvHztpGFjRTA=; b=IbbI7SADXrpmkdsw6uYqNZIaDHBauWxETTEGF2mSGhSdLXtmep4rEFc8PoFL6dSU5n SAQo5trLaBom4knNbPKRIgJxv9uVMLCDyCoI4urYeKtPjAnQuISN80/o4ywZFnqYGc2N PKHLQCJ06UyPLoBfhTheCl87F0A9+ZFtWp2zFLM5QVhQarw9aFWtaoGbP7ztmUvMX6n6 s5W0wlanbkEyM5lskVt3Drr/b40p0ThMx2i1Y5Esgzigc1SnHxGYWc+DmDfxqg7nt1EC lymeEA+rHWfBfQKmpvc4+bPF3lTu4aM2AmNCcM23xBSIxIbPKkNDqujw7GFoCHbhTqYe jOYw== X-Forwarded-Encrypted: i=1; AJvYcCUHdVTsFDDs4kixXiomv+8GXMcKQYqiWoc1I545UE/FNIjhpVUC46rDdxJK/T3qYEASDLk2esX1AAJhb8M=@vger.kernel.org X-Gm-Message-State: AOJu0YzEsD4jVUkmfodd259OzqyNshVlkh5cyzBH0h5w/P9xfvkdassz VdxVWlubFIFFQG5S9YgHYLzd+V+p29A/ahd8zglw/obzI5/dlCJ2vHIy X-Gm-Gg: ASbGncs56JHUI5/wf2CtYpx8h7VZIb4VlLSD8WZN2N7cl0NVfNitoI9RL34O1uV4fW8 CQj+8Gy98imQquiQzbBQXOZMNruXX0dZY3DAIUtYca85hJdL6GJsFGv/K5Zvv7GW4akRBZoIEZu WWgXGlZ3acm3als6U+sshbRGpL4NgRCF6PQ38dLtn2OqKYI7Mj5Cb/DhElVgziaMAj5oUN+Ifcb eBrq+MXv3kZCthD/p/3Vi9TE7NUT9/KyP3MAarUK9DTO6j9wZMBTOoOj1NOnLIjXQzBwzO2cRB6 PLxwWWSK3TN+k0jemc05bGRdQz7vAKAZXgbv8D9NemysvVxo7nd3k7yVat3MnYUyV5B9ojcljtC vC2mHm/9RatJNSPiDcT4f9Nn7mvrQ9S5OQhD8rHTpAPyhS1qB+BfJzMu3CnRePHEdrE7IiwU5xJ 2WDtfS4WaIHw== X-Google-Smtp-Source: AGHT+IF1K60L8X5YUUDbUfaqT+WhDWzWe2HWAZE3zZLtHiewIpC9IHuMviFoxvCFWSRO/KZ3uycBcQ== X-Received: by 2002:a17:906:6a20:b0:b73:b05b:1f9c with SMTP id a640c23a62f3a-b79dbe857e6mr544792366b.14.1764829036626; Wed, 03 Dec 2025 22:17:16 -0800 (PST) Received: from xeon ([188.163.112.74]) by smtp.gmail.com with ESMTPSA id 4fb4d7f45d1cf-647b2ec2d8csm490159a12.5.2025.12.03.22.17.15 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 03 Dec 2025 22:17:16 -0800 (PST) From: Svyatoslav Ryhel To: Rob Herring , Krzysztof Kozlowski , Conor Dooley , Thierry Reding , Thierry Reding , Jonathan Hunter , Prashant Gaikwad , Michael Turquette , Stephen Boyd , Mikko Perttunen , David Airlie , Simona Vetter , Svyatoslav Ryhel , Dmitry Osipenko , Charan Pedumuru Cc: devicetree@vger.kernel.org, linux-tegra@vger.kernel.org, linux-kernel@vger.kernel.org, linux-clk@vger.kernel.org, dri-devel@lists.freedesktop.org Subject: [PATCH v2 4/4 RESEND] ARM: tegra: adjust DSI nodes for Tegra20/Tegra30 Date: Thu, 4 Dec 2025 08:17:03 +0200 Message-ID: <20251204061703.5579-5-clamor95@gmail.com> X-Mailer: git-send-email 2.51.0 In-Reply-To: <20251204061703.5579-1-clamor95@gmail.com> References: <20251204061703.5579-1-clamor95@gmail.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Add missing nvidia,mipi-calibrate and cells properties to DSI nodes. Signed-off-by: Svyatoslav Ryhel --- arch/arm/boot/dts/nvidia/tegra20.dtsi | 4 ++++ arch/arm/boot/dts/nvidia/tegra30.dtsi | 8 ++++++++ 2 files changed, 12 insertions(+) diff --git a/arch/arm/boot/dts/nvidia/tegra20.dtsi b/arch/arm/boot/dts/nvid= ia/tegra20.dtsi index 5cdbf1246cf8..39c0f791c7ee 100644 --- a/arch/arm/boot/dts/nvidia/tegra20.dtsi +++ b/arch/arm/boot/dts/nvidia/tegra20.dtsi @@ -238,7 +238,11 @@ dsi@54300000 { reset-names =3D "dsi"; power-domains =3D <&pd_core>; operating-points-v2 =3D <&dsi_dvfs_opp_table>; + nvidia,mipi-calibrate =3D <&csi 3>; /* DSI pad */ status =3D "disabled"; + + #address-cells =3D <1>; + #size-cells =3D <0>; }; }; =20 diff --git a/arch/arm/boot/dts/nvidia/tegra30.dtsi b/arch/arm/boot/dts/nvid= ia/tegra30.dtsi index be752a245a55..fecd4891e751 100644 --- a/arch/arm/boot/dts/nvidia/tegra30.dtsi +++ b/arch/arm/boot/dts/nvidia/tegra30.dtsi @@ -343,7 +343,11 @@ dsi@54300000 { reset-names =3D "dsi"; power-domains =3D <&pd_core>; operating-points-v2 =3D <&dsia_dvfs_opp_table>; + nvidia,mipi-calibrate =3D <&csi 3>; /* DSIA pad */ status =3D "disabled"; + + #address-cells =3D <1>; + #size-cells =3D <0>; }; =20 dsi@54400000 { @@ -356,7 +360,11 @@ dsi@54400000 { reset-names =3D "dsi"; power-domains =3D <&pd_core>; operating-points-v2 =3D <&dsib_dvfs_opp_table>; + nvidia,mipi-calibrate =3D <&csi 4>; /* DSIB pad */ status =3D "disabled"; + + #address-cells =3D <1>; + #size-cells =3D <0>; }; }; =20 --=20 2.48.1