From nobody Mon Feb 9 21:03:12 2026 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 4762EEEC3 for ; Fri, 5 Dec 2025 06:32:00 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1764916322; cv=none; b=cR+hRBVwSb8STpRnGPSJt3/GjZpbPUK8W8lbzidx1BS2rwFGAfsbDE2SGnxC0bMOjcqcDdYfILByA+qoF7L+FyaJaKFXTIrBUtBnZD4N6ORQ3CCp1VMgFNYtq2erENMNoEioikp1whISKaXXrVcU+Vj+3k5RF36sWdAjbcw5HM4= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1764916322; c=relaxed/simple; bh=3FauPADjpi2FwowsiTVFjLO297WIqyHvmPtnt5e1EN8=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=f9s9ri48vH+VS9IInwua4zIUstFWo/sA+E3nrMmKQfsdXZUfskTpobYa6KCaPGkEL1pcRYPjSKMwW40e8KkUQ3x5Ve2Y2DgJ7Gea231MtbXfh1GCYKn7MDhj7Xx64I3eexC348H0tO0QjfetAOoA7Xd92pDFI5sglfqKxH5bCc8= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=JrEFz159; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=CGv4KJHJ; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="JrEFz159"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="CGv4KJHJ" Received: from pps.filterd (m0279866.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 5B4N4nJ32297750 for ; Fri, 5 Dec 2025 06:31:59 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= OhrauoF/uI2KtfoePy0RklQw5UmwID5eTL3t8nSapZc=; b=JrEFz159e/Yxe0SM YvwL8H+YDktPretTT3L72ewUPX6JVZ0QRKZmnp4nGZ8vMsyzemCtrdiQQ1WmADNj k2CvKjZDPYg9lktOiRNF1wRinJlqFfJjluApalLrzP5HP7FtGd7iiTzzKT3zviFn 9CcCtOCPLqKRU546ueHJI5z+ESjnfrzhMVs+Xa07FBHNpPAcf+US5Sft11V/SK1K ko2JP1LcLRNSW/4S8GwJD6SkpLemD0j0Y0IknygaIG7oQ9MT4VTGJE3ovuF/Ti3F 9CSMCzWhE2k+YEquTJKTBvouMD2k0HB/2G2MpAR9GQUDMRWeES6uSyRe+RDSwlJQ kt1Zaw== Received: from mail-ot1-f70.google.com (mail-ot1-f70.google.com [209.85.210.70]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4auknf8y7y-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Fri, 05 Dec 2025 06:31:59 +0000 (GMT) Received: by mail-ot1-f70.google.com with SMTP id 46e09a7af769-7c7032a5b40so1671825a34.1 for ; Thu, 04 Dec 2025 22:31:59 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1764916318; x=1765521118; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=OhrauoF/uI2KtfoePy0RklQw5UmwID5eTL3t8nSapZc=; b=CGv4KJHJVloxD7nHJk/xsLzdhv4oZXenzrMkwLm9jztaSAVJg4urONzg1FoyUNZKEF DzaGJW3EGZZMTVS0bXcCVDSiMfNxOOJx+FKmo/cm8NIHk7Sz4r+czBEmDaxryaM4pBug o2GwU/dN0yPfOWHlX5VEhy7XVZaTsxjnXFbXA8Y80/EKF2gkv94x/My80ge9lnIVvHje 6svJiqeTj6Eg0RyJpoMc+pCopTzopCpnuQOWxcF82LgfKSWyMC5T59VdFPXPV+dxgC8t PfljgXHSfmi4HaVBlcGo3UdGXg9Hbx6mgSUXjTmfOyq7JXm4p9X2DpFTIdZEDpIk7073 BdkA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1764916318; x=1765521118; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=OhrauoF/uI2KtfoePy0RklQw5UmwID5eTL3t8nSapZc=; b=aiti4sjRUtMnHKfk7Nb8id94TBD6gqoqVFIlanfL5AREVhgBrd+uXW90aXckA8ZWOr RkYe6pLmBqWNKdiRJTxitfneEFb2NDefnI6b79He4GIpMozH7ol0b0/Xlt0ZK9pfN0yz qTs3x/KKdu1Np76sgM4lsGcbSshkonGtYLeNV6azAMbnIlh2kN4QKYq9IJMvL1TlYj1q 4uM0YHE8hsWHET7IXqv3LeS1psweMR9RmJVQ+KukzyJ5OnKzyUdqCQ5aNpB5t4VHc4XJ jtrMwLu+hu1kEMbtR8eISjsYkaLcHVdrFXlppDKETmSWVRmvtr0Sp1SF7w8s1l8vpR5I B/rA== X-Forwarded-Encrypted: i=1; AJvYcCVEoy6PdRwQ34CMK4mDqFEZnZ2PC4bU/nEwk0FM9xDR6b+zbDEfU6d1HDvdxwg6ldhfatdhMIiFa5ZH+k8=@vger.kernel.org X-Gm-Message-State: AOJu0YwHKkRPojmK6Ggz1zIecwJ+w78PfBxzDNXvoT5HJVGQlDOtnNcW ermLNU4VsEGVoO+4HByoI8DjhJ0+tTw+LZVp8tIulttXJey4b8LNDFCT/etVS4C+B6FMBBFod89 SLnCzbw1/QhcaUW3E8zw0N1CicJwEQiaJjDCpVN3wzvWCxg+0afrMv1QoOtxf6+R5Iq0= X-Gm-Gg: ASbGnctrx5tUOUxtqJEAgvZ2p9IOhUgwlcVRU3FxSomPFdZCAnb8uj7xFcHP2Fsk+w7 0+6180J5DBZJx/RebmAvDjLo4NWw2IXm5N2z6osi4HGZSjDeY5LKJepZlG+yJ8TSsTRNwI+TYoB XzDt/0x6FWy+vhoVpitZdDiWM/9uYwG/ElVaHo1438WHai4iaaj5StPTFBw+l1KgKSxeg7+QPD/ 6WD2IEp+ffwgtc+Dc3m6vRAlBB8k3AecCyi/x/DljHAt/8QxeEBwZF9JP/T5zJ+E/sNmwve+cch QWsu4YfsYuyUiQwWcIqGtoRO2BRp7HGkgAcPtVwiEnV97w0Aw6CBUTJ6lWv+OM0Oy4FARrbtTkQ Rk/6OJMVNfq6DdC8m6JlV18FqBn+e9qtaA8GnCNTcwYxFKrMQtGJcWbNmjAsk X-Received: by 2002:a05:6830:6f11:b0:799:c0c8:e9d1 with SMTP id 46e09a7af769-7c94dc03fe9mr4599290a34.24.1764916317745; Thu, 04 Dec 2025 22:31:57 -0800 (PST) X-Google-Smtp-Source: AGHT+IETjEDWfyDBy/cJNk972c/vaPq8RIS9wHNKpIv77B0YwmVDBn2tIw0Ks5nTbCT3htEU7etiZA== X-Received: by 2002:a05:6830:6f11:b0:799:c0c8:e9d1 with SMTP id 46e09a7af769-7c94dc03fe9mr4599272a34.24.1764916317277; Thu, 04 Dec 2025 22:31:57 -0800 (PST) Received: from hu-jingyw-lv.qualcomm.com (Global_NAT1.qualcomm.com. [129.46.96.20]) by smtp.gmail.com with ESMTPSA id 46e09a7af769-7c95a8f85e7sm3223326a34.4.2025.12.04.22.31.54 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 04 Dec 2025 22:31:55 -0800 (PST) From: Jingyi Wang Date: Thu, 04 Dec 2025 22:31:23 -0800 Subject: [PATCH v2 5/5] arm64: dts: qcom: kaanapali: Add base QRD board Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20251204-knp-dts-v2-5-596d8398c6d3@oss.qualcomm.com> References: <20251204-knp-dts-v2-0-596d8398c6d3@oss.qualcomm.com> In-Reply-To: <20251204-knp-dts-v2-0-596d8398c6d3@oss.qualcomm.com> To: Bjorn Andersson , Konrad Dybcio , Rob Herring , Krzysztof Kozlowski , Conor Dooley Cc: aiqun.yu@oss.qualcomm.com, tingwei.zhang@oss.qualcomm.com, trilok.soni@oss.qualcomm.com, yijie.yang@oss.qualcomm.com, linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, phone-devel@vger.kernel.org, Jingyi Wang X-Mailer: b4 0.15-dev-99b12 X-Developer-Signature: v=1; a=ed25519-sha256; t=1764916306; l=22941; i=jingyi.wang@oss.qualcomm.com; s=20250911; h=from:subject:message-id; bh=3FauPADjpi2FwowsiTVFjLO297WIqyHvmPtnt5e1EN8=; b=MAehSyDHjqKo9W/mC+Fo1Ck+BBdCliRSOCo7aW3aIv0btuA30l0atJnIfkzNcZQDBe7dHOLlL bvGfzpFJKgsCCGX8ZIC1Nnf7Oy8InZ3ZM7Z+58qf/oIQB6X3YvvWiYW X-Developer-Key: i=jingyi.wang@oss.qualcomm.com; a=ed25519; pk=PSoHZ6KbUss3IW8FPRVMHMK0Jkkr/jV347mBYJO3iLo= X-Proofpoint-Spam-Details-Enc: AW1haW4tMjUxMjA1MDA0MyBTYWx0ZWRfX61YrB2L9N9ls Pr20zuS1elaDNW1spB1n0Au3u/oE97ptaAjSjKHACXSJq088hqcgbQ5tAKVLjNyMAXhof14sGtE nhsMjX79RdMgaovxAVYmv63pPJKVDPFQansWCetNuMnFl3p2wHe2OYftgsJLIact7133FK/fVvM AKXm8s8L2CczU5ahgjRvZOyXv2W2jpMujn08AIRtSP+naf8Xr5Y4p55iD27w+TRAw16zQoOt7L3 WQOB1pvyVDch86LeIvX3yhHyBgB3tS+Zh8u8fS5GxAhLY4J5JjCIq1GYcTd2D4073mwmSwZI+yP C/AnrcqgofVJojG9zVoThEB5GA5zPUhXiBaaGzRCTqpyRrCtv5MbtYkhJqMr3WLorsijcwkNOAP ipwv9vquGeTY5Gm7Qex3QRcobmrC3A== X-Authority-Analysis: v=2.4 cv=P/Y3RyAu c=1 sm=1 tr=0 ts=69327c5f cx=c_pps a=7uPEO8VhqeOX8vTJ3z8K6Q==:117 a=ouPCqIW2jiPt+lZRy3xVPw==:17 a=IkcTkHD0fZMA:10 a=wP3pNCr1ah4A:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=EUspDBNiAAAA:8 a=HxS99sl-kXwyYRSu5lYA:9 a=QEXdDO2ut3YA:10 a=EXS-LbY8YePsIyqnH6vw:22 X-Proofpoint-GUID: F8BSm6cTru_I0bh5g3iHe7ahDBm4o5dj X-Proofpoint-ORIG-GUID: F8BSm6cTru_I0bh5g3iHe7ahDBm4o5dj X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1121,Hydra:6.1.9,FMLib:17.12.100.49 definitions=2025-12-05_02,2025-12-04_04,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 spamscore=0 phishscore=0 impostorscore=0 clxscore=1015 lowpriorityscore=0 bulkscore=0 adultscore=0 priorityscore=1501 malwarescore=0 suspectscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2510240001 definitions=main-2512050043 Add initial support for Qualcomm Kaanapali QRD board which enables SD Card, UFS and booting to shell with UART console. Written with help from Jishnu Prakash (added RPMhPD nodes), Nitin Rawat (added ufs) and Manish Pandey (added SD Card). Signed-off-by: Jingyi Wang Reviewed-by: Dmitry Baryshkov --- arch/arm64/boot/dts/qcom/Makefile | 1 + arch/arm64/boot/dts/qcom/kaanapali-qrd.dts | 712 +++++++++++++++++++++++++= ++++ 2 files changed, 713 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/Makefile b/arch/arm64/boot/dts/qcom/M= akefile index ac6c0178aae4..699d61d30280 100644 --- a/arch/arm64/boot/dts/qcom/Makefile +++ b/arch/arm64/boot/dts/qcom/Makefile @@ -31,6 +31,7 @@ dtb-$(CONFIG_ARCH_QCOM) +=3D ipq9574-rdp449.dtb dtb-$(CONFIG_ARCH_QCOM) +=3D ipq9574-rdp453.dtb dtb-$(CONFIG_ARCH_QCOM) +=3D ipq9574-rdp454.dtb dtb-$(CONFIG_ARCH_QCOM) +=3D kaanapali-mtp.dtb +dtb-$(CONFIG_ARCH_QCOM) +=3D kaanapali-qrd.dtb dtb-$(CONFIG_ARCH_QCOM) +=3D lemans-evk.dtb =20 lemans-evk-camera-csi1-imx577-dtbs :=3D lemans-evk.dtb lemans-evk-camera-c= si1-imx577.dtbo diff --git a/arch/arm64/boot/dts/qcom/kaanapali-qrd.dts b/arch/arm64/boot/d= ts/qcom/kaanapali-qrd.dts new file mode 100644 index 000000000000..66b423a497b3 --- /dev/null +++ b/arch/arm64/boot/dts/qcom/kaanapali-qrd.dts @@ -0,0 +1,712 @@ +// SPDX-License-Identifier: BSD-3-Clause +/* + * Copyright (c) Qualcomm Technologies, Inc. and/or its subsidiaries. + */ + +/dts-v1/; + +#include +#include "kaanapali.dtsi" + +/ { + model =3D "Qualcomm Technologies, Inc. Kaanapali QRD"; + compatible =3D "qcom,kaanapali-qrd", "qcom,kaanapali"; + chassis-type =3D "handset"; + + aliases { + serial0 =3D &uart7; + }; + + chosen { + stdout-path =3D "serial0:115200n8"; + }; + + clocks { + xo_board: xo-board { + compatible =3D "fixed-clock"; + clock-frequency =3D <76800000>; + #clock-cells =3D <0>; + }; + + sleep_clk: sleep-clk { + compatible =3D "fixed-clock"; + clock-frequency =3D <32764>; + #clock-cells =3D <0>; + }; + + bi_tcxo_div2: bi-tcxo-div2-clk { + compatible =3D "fixed-factor-clock"; + #clock-cells =3D <0>; + + clocks =3D <&rpmhcc RPMH_CXO_CLK>; + clock-mult =3D <1>; + clock-div =3D <2>; + }; + + bi_tcxo_ao_div2: bi-tcxo-ao-div2-clk { + compatible =3D "fixed-factor-clock"; + #clock-cells =3D <0>; + + clocks =3D <&rpmhcc RPMH_CXO_CLK_A>; + clock-mult =3D <1>; + clock-div =3D <2>; + }; + }; +}; + +&apps_rsc { + regulators-0 { + compatible =3D "qcom,pmh0101-rpmh-regulators"; + qcom,pmic-id =3D "B_E0"; + + vreg_bob1: bob1 { + regulator-name =3D "vreg_bob1"; + regulator-min-microvolt =3D <3008000>; + regulator-max-microvolt =3D <4000000>; + regulator-initial-mode =3D ; + }; + + vreg_bob2: bob2 { + regulator-name =3D "vreg_bob2"; + regulator-min-microvolt =3D <2704000>; + regulator-max-microvolt =3D <3552000>; + regulator-initial-mode =3D ; + }; + + vreg_l1b_1p8: ldo1 { + regulator-name =3D "vreg_l1b_1p8"; + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <1800000>; + regulator-initial-mode =3D ; + regulator-allow-set-load; + regulator-allowed-modes =3D ; + }; + + vreg_l2b_3p0: ldo2 { + regulator-name =3D "vreg_l2b_3p0"; + regulator-min-microvolt =3D <3008000>; + regulator-max-microvolt =3D <3048000>; + regulator-initial-mode =3D ; + regulator-allow-set-load; + regulator-allowed-modes =3D ; + }; + + vreg_l4b_1p8: ldo4 { + regulator-name =3D "vreg_l4b_1p8"; + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <1800000>; + regulator-initial-mode =3D ; + regulator-allow-set-load; + regulator-allowed-modes =3D ; + }; + + vreg_l5b_3p1: ldo5 { + regulator-name =3D "vreg_l5b_3p1"; + regulator-min-microvolt =3D <3100000>; + regulator-max-microvolt =3D <3148000>; + regulator-initial-mode =3D ; + regulator-allow-set-load; + regulator-allowed-modes =3D ; + }; + + vreg_l6b_1p8: ldo6 { + regulator-name =3D "vreg_l6b_1p8"; + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <3008000>; + regulator-initial-mode =3D ; + regulator-allow-set-load; + regulator-allowed-modes =3D ; + }; + + vreg_l7b_1p8: ldo7 { + regulator-name =3D "vreg_l7b_1p8"; + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <3008000>; + regulator-initial-mode =3D ; + regulator-allow-set-load; + regulator-allowed-modes =3D ; + }; + + vreg_l8b_1p8: ldo8 { + regulator-name =3D "vreg_l8b_1p8"; + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <3008000>; + regulator-initial-mode =3D ; + regulator-allow-set-load; + regulator-allowed-modes =3D ; + }; + + vreg_l9b_2p9: ldo9 { + regulator-name =3D "vreg_l9b_2p9"; + regulator-min-microvolt =3D <2960000>; + regulator-max-microvolt =3D <3008000>; + regulator-initial-mode =3D ; + regulator-allow-set-load; + regulator-allowed-modes =3D ; + }; + + vreg_l10b_1p8: ldo10 { + regulator-name =3D "vreg_l10b_1p8"; + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <1800000>; + regulator-initial-mode =3D ; + regulator-allow-set-load; + regulator-allowed-modes =3D ; + }; + + vreg_l11b_1p0: ldo11 { + regulator-name =3D "vreg_l11b_1p0"; + regulator-min-microvolt =3D <1000000>; + regulator-max-microvolt =3D <1292000>; + regulator-initial-mode =3D ; + regulator-allow-set-load; + regulator-allowed-modes =3D ; + }; + + vreg_l12b_1p8: ldo12 { + regulator-name =3D "vreg_l12b_1p8"; + regulator-min-microvolt =3D <1200000>; + regulator-max-microvolt =3D <1800000>; + regulator-initial-mode =3D ; + regulator-allow-set-load; + regulator-allowed-modes =3D ; + }; + + vreg_l13b_3p0: ldo13 { + regulator-name =3D "vreg_l13b_3p0"; + regulator-min-microvolt =3D <3000000>; + regulator-max-microvolt =3D <3000000>; + regulator-initial-mode =3D ; + regulator-allow-set-load; + regulator-allowed-modes =3D ; + }; + + vreg_l14b_3p2: ldo14 { + regulator-name =3D "vreg_l14b_3p2"; + regulator-min-microvolt =3D <3200000>; + regulator-max-microvolt =3D <3200000>; + regulator-initial-mode =3D ; + regulator-allow-set-load; + regulator-allowed-modes =3D ; + }; + + vreg_l15b_1p8: ldo15 { + regulator-name =3D "vreg_l15b_1p8"; + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <1800000>; + regulator-initial-mode =3D ; + regulator-allow-set-load; + regulator-allowed-modes =3D ; + }; + + vreg_l17b_2p5: ldo17 { + regulator-name =3D "vreg_l17b_2p5"; + regulator-min-microvolt =3D <2504000>; + regulator-max-microvolt =3D <2504000>; + regulator-initial-mode =3D ; + regulator-allow-set-load; + regulator-allowed-modes =3D ; + }; + + vreg_l18b_1p2: ldo18 { + regulator-name =3D "vreg_l18b_1p2"; + regulator-min-microvolt =3D <1200000>; + regulator-max-microvolt =3D <1200000>; + regulator-initial-mode =3D ; + regulator-allow-set-load; + regulator-allowed-modes =3D ; + }; + }; + + regulators-1 { + compatible =3D "qcom,pmh0110-rpmh-regulators"; + qcom,pmic-id =3D "D_E0"; + + vreg_s10d_1p0: smps10 { + regulator-name =3D "vreg_s10d_1p0"; + regulator-min-microvolt =3D <1000000>; + regulator-max-microvolt =3D <1100000>; + regulator-initial-mode =3D ; + }; + + vreg_l1d_1p2: ldo1 { + regulator-name =3D "vreg_l1d_1p2"; + regulator-min-microvolt =3D <1200000>; + regulator-max-microvolt =3D <1256000>; + regulator-initial-mode =3D ; + regulator-allow-set-load; + regulator-allowed-modes =3D ; + }; + + vreg_l2d_0p9: ldo2 { + regulator-name =3D "vreg_l2d_0p9"; + regulator-min-microvolt =3D <912000>; + regulator-max-microvolt =3D <958000>; + regulator-initial-mode =3D ; + regulator-allow-set-load; + regulator-allowed-modes =3D ; + }; + + vreg_l3d_0p8: ldo3 { + regulator-name =3D "vreg_l3d_0p8"; + regulator-min-microvolt =3D <880000>; + regulator-max-microvolt =3D <880000>; + regulator-initial-mode =3D ; + regulator-allow-set-load; + regulator-allowed-modes =3D ; + }; + + vreg_l4d_1p2: ldo4 { + regulator-name =3D "vreg_l4d_1p2"; + regulator-min-microvolt =3D <1200000>; + regulator-max-microvolt =3D <1200000>; + regulator-initial-mode =3D ; + regulator-allow-set-load; + regulator-allowed-modes =3D ; + }; + }; + + regulators-2 { + compatible =3D "qcom,pmh0110-rpmh-regulators"; + qcom,pmic-id =3D "F_E0"; + + vreg_s6f_0p5: smps6 { + regulator-name =3D "vreg_s6f_0p5"; + regulator-min-microvolt =3D <300000>; + regulator-max-microvolt =3D <570000>; + regulator-initial-mode =3D ; + }; + + vreg_s7f_1p2: smps7 { + regulator-name =3D "vreg_s7f_1p2"; + regulator-min-microvolt =3D <1224000>; + regulator-max-microvolt =3D <1372000>; + regulator-initial-mode =3D ; + }; + + vreg_s8f_1p8: smps8 { + regulator-name =3D "vreg_s8f_1p8"; + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <2000000>; + regulator-initial-mode =3D ; + }; + + vreg_l1f_1p2: ldo1 { + regulator-name =3D "vreg_l1f_1p2"; + regulator-min-microvolt =3D <1200000>; + regulator-max-microvolt =3D <1200000>; + regulator-initial-mode =3D ; + regulator-allow-set-load; + regulator-allowed-modes =3D ; + }; + + vreg_l2f_1p2: ldo2 { + regulator-name =3D "vreg_l2f_1p2"; + regulator-min-microvolt =3D <1200000>; + regulator-max-microvolt =3D <1200000>; + regulator-initial-mode =3D ; + regulator-allow-set-load; + regulator-allowed-modes =3D ; + }; + + vreg_l3f_0p8: ldo3 { + regulator-name =3D "vreg_l3f_0p8"; + regulator-min-microvolt =3D <880000>; + regulator-max-microvolt =3D <936000>; + regulator-initial-mode =3D ; + regulator-allow-set-load; + regulator-allowed-modes =3D ; + }; + + vreg_l4f_0p8: ldo4 { + regulator-name =3D "vreg_l4f_0p8"; + regulator-min-microvolt =3D <880000>; + regulator-max-microvolt =3D <912000>; + regulator-initial-mode =3D ; + regulator-allow-set-load; + regulator-allowed-modes =3D ; + }; + }; + + regulators-3 { + compatible =3D "qcom,pmh0110-rpmh-regulators"; + qcom,pmic-id =3D "G_E0"; + + vreg_s7g_0p9: smps7 { + regulator-name =3D "vreg_s7g_0p9"; + regulator-min-microvolt =3D <880000>; + regulator-max-microvolt =3D <1100000>; + regulator-initial-mode =3D ; + }; + + vreg_s9g_1p0: smps9 { + regulator-name =3D "vreg_s9g_1p0"; + regulator-min-microvolt =3D <1000000>; + regulator-max-microvolt =3D <1100000>; + regulator-initial-mode =3D ; + }; + + vreg_l1g_1p2: ldo1 { + regulator-name =3D "vreg_l1g_1p2"; + regulator-min-microvolt =3D <1200000>; + regulator-max-microvolt =3D <1200000>; + regulator-initial-mode =3D ; + regulator-allow-set-load; + regulator-allowed-modes =3D ; + }; + + vreg_l2g_1p8: ldo2 { + regulator-name =3D "vreg_l2g_1p8"; + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <1800000>; + regulator-initial-mode =3D ; + regulator-allow-set-load; + regulator-allowed-modes =3D ; + }; + + vreg_l3g_1p2: ldo3 { + regulator-name =3D "vreg_l3g_1p2"; + regulator-min-microvolt =3D <1200000>; + regulator-max-microvolt =3D <1200000>; + regulator-initial-mode =3D ; + regulator-allow-set-load; + regulator-allowed-modes =3D ; + }; + + vreg_l4g_0p9: ldo4 { + regulator-name =3D "vreg_l4g_0p9"; + regulator-min-microvolt =3D <880000>; + regulator-max-microvolt =3D <920000>; + regulator-initial-mode =3D ; + regulator-allow-set-load; + regulator-allowed-modes =3D ; + }; + }; + + regulators-4 { + compatible =3D "qcom,pmh0110-rpmh-regulators"; + qcom,pmic-id =3D "I_E0"; + + vreg_s7i_0p9: smps7 { + regulator-name =3D "vreg_s7i_0p9"; + regulator-min-microvolt =3D <900000>; + regulator-max-microvolt =3D <972000>; + regulator-initial-mode =3D ; + }; + + vreg_l2i_1p2: ldo2 { + regulator-name =3D "vreg_l2i_1p2"; + regulator-min-microvolt =3D <1200000>; + regulator-max-microvolt =3D <1200000>; + regulator-initial-mode =3D ; + regulator-allow-set-load; + regulator-allowed-modes =3D ; + }; + + vreg_l3i_0p8: ldo3 { + regulator-name =3D "vreg_l3i_0p8"; + regulator-min-microvolt =3D <880000>; + regulator-max-microvolt =3D <920000>; + regulator-initial-mode =3D ; + regulator-allow-set-load; + regulator-allowed-modes =3D ; + }; + }; + + regulators-5 { + compatible =3D "qcom,pmh0104-rpmh-regulators"; + qcom,pmic-id =3D "J_E1"; + + vreg_s1j_0p8: smps1 { + regulator-name =3D "vreg_s1j_0p8"; + regulator-min-microvolt =3D <400000>; + regulator-max-microvolt =3D <1000000>; + regulator-initial-mode =3D ; + }; + + vreg_s2j_0p8: smps2 { + regulator-name =3D "vreg_s2j_0p8"; + regulator-min-microvolt =3D <500000>; + regulator-max-microvolt =3D <1100000>; + regulator-initial-mode =3D ; + }; + + vreg_s3j_1p2: smps3 { + regulator-name =3D "vreg_s3j_1p2"; + regulator-min-microvolt =3D <1200000>; + regulator-max-microvolt =3D <1300000>; + regulator-initial-mode =3D ; + }; + + vreg_s4j_0p7: smps4 { + regulator-name =3D "vreg_s4j_0p7"; + regulator-min-microvolt =3D <300000>; + regulator-max-microvolt =3D <1000000>; + regulator-initial-mode =3D ; + }; + }; + + regulators-6 { + compatible =3D "qcom,pmr735d-rpmh-regulators"; + qcom,pmic-id =3D "K_E1"; + + vreg_l1k_0p8: ldo1 { + regulator-name =3D "vreg_l1k_0p8"; + regulator-min-microvolt =3D <300000>; + regulator-max-microvolt =3D <1100000>; + regulator-initial-mode =3D ; + regulator-allow-set-load; + regulator-allowed-modes =3D ; + }; + + vreg_l2k_0p7: ldo2 { + regulator-name =3D "vreg_l2k_0p7"; + regulator-min-microvolt =3D <700000>; + regulator-max-microvolt =3D <1000000>; + regulator-initial-mode =3D ; + regulator-allow-set-load; + regulator-allowed-modes =3D ; + }; + + vreg_l3k_1p2: ldo3 { + regulator-name =3D "vreg_l3k_1p2"; + regulator-min-microvolt =3D <1200000>; + regulator-max-microvolt =3D <1200000>; + regulator-initial-mode =3D ; + regulator-allow-set-load; + regulator-allowed-modes =3D ; + }; + + vreg_l4k_1p0: ldo4 { + regulator-name =3D "vreg_l4k_1p0"; + regulator-min-microvolt =3D <1000000>; + regulator-max-microvolt =3D <1200000>; + regulator-initial-mode =3D ; + regulator-allow-set-load; + regulator-allowed-modes =3D ; + }; + + vreg_l5k_0p7: ldo5 { + regulator-name =3D "vreg_l5k_0p7"; + regulator-min-microvolt =3D <700000>; + regulator-max-microvolt =3D <1000000>; + regulator-initial-mode =3D ; + regulator-allow-set-load; + regulator-allowed-modes =3D ; + }; + + vreg_l6k_1p7: ldo6 { + regulator-name =3D "vreg_l6k_1p7"; + regulator-min-microvolt =3D <1700000>; + regulator-max-microvolt =3D <2000000>; + regulator-initial-mode =3D ; + regulator-allow-set-load; + regulator-allowed-modes =3D ; + }; + + vreg_l7k_0p7: ldo7 { + regulator-name =3D "vreg_l7k_0p7"; + regulator-min-microvolt =3D <700000>; + regulator-max-microvolt =3D <848000>; + regulator-initial-mode =3D ; + regulator-allow-set-load; + regulator-allowed-modes =3D ; + }; + }; + + regulators-7 { + compatible =3D "qcom,pm8010-rpmh-regulators"; + qcom,pmic-id =3D "M_E1"; + + vreg_l1m_1p0: ldo1 { + regulator-name =3D "vreg_l1m_1p0"; + regulator-min-microvolt =3D <1000000>; + regulator-max-microvolt =3D <1100000>; + regulator-initial-mode =3D ; + regulator-allow-set-load; + regulator-allowed-modes =3D ; + }; + + vreg_l2m_1p0: ldo2 { + regulator-name =3D "vreg_l2m_1p0"; + regulator-min-microvolt =3D <1096000>; + regulator-max-microvolt =3D <1104000>; + regulator-initial-mode =3D ; + regulator-allow-set-load; + regulator-allowed-modes =3D ; + }; + + vreg_l3m_2p8: ldo3 { + regulator-name =3D "vreg_l3m_2p8"; + regulator-min-microvolt =3D <2800000>; + regulator-max-microvolt =3D <2900000>; + regulator-initial-mode =3D ; + }; + + vreg_l4m_2p2: ldo4 { + regulator-name =3D "vreg_l4m_2p2"; + regulator-min-microvolt =3D <2200000>; + regulator-max-microvolt =3D <2200000>; + regulator-initial-mode =3D ; + }; + + vreg_l6m_2p8: ldo6 { + regulator-name =3D "vreg_l6m_2p8"; + regulator-min-microvolt =3D <2800000>; + regulator-max-microvolt =3D <2800000>; + regulator-initial-mode =3D ; + }; + + vreg_l7m_2p8: ldo7 { + regulator-name =3D "vreg_l7m_2p8"; + regulator-min-microvolt =3D <2800000>; + regulator-max-microvolt =3D <2800000>; + regulator-initial-mode =3D ; + }; + }; + + regulators-8 { + compatible =3D "qcom,pm8010-rpmh-regulators"; + qcom,pmic-id =3D "N_E1"; + + vreg_l1n_1p1: ldo1 { + regulator-name =3D "vreg_l1n_1p1"; + regulator-min-microvolt =3D <1096000>; + regulator-max-microvolt =3D <1104000>; + regulator-initial-mode =3D ; + regulator-allow-set-load; + regulator-allowed-modes =3D ; + }; + + vreg_l2n_1p2: ldo2 { + regulator-name =3D "vreg_l2n_1p2"; + regulator-min-microvolt =3D <1200000>; + regulator-max-microvolt =3D <1200000>; + regulator-initial-mode =3D ; + regulator-allow-set-load; + regulator-allowed-modes =3D ; + }; + + vreg_l3n_1p8: ldo3 { + regulator-name =3D "vreg_l3n_1p8"; + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <1800000>; + regulator-initial-mode =3D ; + }; + + vreg_l4n_1p8: ldo4 { + regulator-name =3D "vreg_l4n_1p8"; + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <1800000>; + regulator-initial-mode =3D ; + }; + + vreg_l5n_2p8: ldo5 { + regulator-name =3D "vreg_l5n_2p8"; + regulator-min-microvolt =3D <2800000>; + regulator-max-microvolt =3D <2800000>; + regulator-initial-mode =3D ; + }; + + vreg_l6n_2p8: ldo6 { + regulator-name =3D "vreg_l6n_2p8"; + regulator-min-microvolt =3D <2800000>; + regulator-max-microvolt =3D <2800000>; + regulator-initial-mode =3D ; + }; + + vreg_l7n_3p3: ldo7 { + regulator-name =3D "vreg_l7n_3p3"; + regulator-min-microvolt =3D <3304000>; + regulator-max-microvolt =3D <3304000>; + regulator-initial-mode =3D ; + }; + }; +}; + +&sdhc_2 { + cd-gpios =3D <&tlmm 55 GPIO_ACTIVE_LOW>; + + vmmc-supply =3D <&vreg_l9b_2p9>; + vqmmc-supply =3D <&vreg_l8b_1p8>; + + bus-width =3D <4>; + no-sdio; + no-mmc; + + pinctrl-0 =3D <&sdc2_default>; + pinctrl-1 =3D <&sdc2_sleep>; + pinctrl-names =3D "default", "sleep"; + + status =3D "okay"; +}; + +&tlmm { + gpio-reserved-ranges =3D <36 4>, /* NFC eSE SPI */ + <74 1>, /* eSE */ + <119 2>, /* SoCCP */ + <144 4>; /* CXM UART */ +}; + +&uart7 { + status =3D "okay"; +}; + +&ufs_mem_hc { + reset-gpios =3D <&tlmm 217 GPIO_ACTIVE_LOW>; + + vcc-supply =3D <&vreg_l17b_2p5>; + vcc-max-microamp =3D <1200000>; + vccq-supply =3D <&vreg_l4d_1p2>; + vccq-max-microamp =3D <1200000>; + + status =3D "okay"; +}; + +&ufs_mem_phy { + vdda-phy-supply =3D <&vreg_l4g_0p9>; + vdda-pll-supply =3D <&vreg_l1d_1p2>; + + status =3D "okay"; +}; --=20 2.25.1