From nobody Fri Dec 19 20:10:28 2025 Received: from mail-lf1-f52.google.com (mail-lf1-f52.google.com [209.85.167.52]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 08A0D3126C7 for ; Thu, 4 Dec 2025 07:55:24 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.167.52 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1764834928; cv=none; b=aAqBFnwk0zQ5PWJkjx+2dAnvtEl474kUfLM18pGuC/vlmsAGAqQ3MZwajEb06hPCO88SoG3WK1NhKPSVsqoO4rYUM8z8X0iL6MhnxZglVN7GcLC1Y9mrA/ZybRcjfGaszVT8IvU2/dv0whdQefR8cTcxelWq93jM/bCdNAXnF6U= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1764834928; c=relaxed/simple; bh=4okMZpRD6wIoEgayUCzJK//NuknOM3zeJimcoyL1Et0=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=QdyDaR3oUjB2OMojkVy3hCYFWtmmb13g/yhwtIu7kMnQ3SZfyns4T0WOQK3+A6kIso7tSACc+XcAL+Prguko3CaNc50pnr1ZpYl5T+OA41lYgos/oP7yzmVTo63m48EOSg+S47p9iYhhFaTTLKH6XdPMyj6INyTImFRJ2Td4pl0= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=SJr8CLWE; arc=none smtp.client-ip=209.85.167.52 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="SJr8CLWE" Received: by mail-lf1-f52.google.com with SMTP id 2adb3069b0e04-5958187fa55so453877e87.3 for ; Wed, 03 Dec 2025 23:55:24 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1764834922; x=1765439722; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=eFpDiwl5QELAGSjHLYwP943u+3dPXQammgNgy7agEDk=; b=SJr8CLWErM1posQcp+NTvd5G1XUTZ+TaE5CqKeatOM53LTkQ0OwjfgzB3dIGcPYRKk d/HtXzDRjFVdOFDqPavSW0YCqB6wvpdN6hC/1HQ3y+rN5Ms6VqemVjMrhuTvUDVg2Nd0 dKcV+4679vyL4VizLy/Sq6aJt2pYhcKIUq0s0U7+6UvOZaMod/EKi6fmCMHFTzpo2N30 Z2mbdqJdAhCIoIsavTtzY37zEogjte2sw33ChYill5XbfFPyKNX5YrOnF35S6+iZo3kO Az2wAqnnDaaM2pkDiePWYYgsBgt7yFhxzXH0+zf9HNnicpw443uwWDbNPqPQ8Y4Zodpc SnWA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1764834922; x=1765439722; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=eFpDiwl5QELAGSjHLYwP943u+3dPXQammgNgy7agEDk=; b=G/k4uqkFP3meb0ZdxJ9TaWJlNII4otMI/1aa3V3gjf7Zl1dLkFZeMuy3bcPnsqXEaG otxcsgMuXB4gwTKNR9pa+5/+boDhC84sXCyp0IdObd1MPEs9s1zs9Gu4ENzDrezeFCGe /o26cMvUhPebRBf38e9KmOk8vBAIHr3686MMhMmXRjwmfLuiH8OR0u0g1g1bnHWwImWC k8wVwD6Havxff1+6/1zQ+kMi46wmrgmdDyNu90puA9UX1J/lLjbrP1ccm8TLRqCy2/XQ w6/bEF3ZnayvGICBaB2n1Ti7zCiBHmadqpM1l/1nf9Fn+XTWx4Jw5ZisgeXwIZgWrmvT rs9w== X-Forwarded-Encrypted: i=1; AJvYcCUU6bxx/rCzd4XccdxGFv95oMvGpT/dc3Bakvxgt55gBz/P17Ww6xYIjDoSwF6DiDgFvWrDShtWY7X+Ngs=@vger.kernel.org X-Gm-Message-State: AOJu0YxSbPYXmnUP6g8skCD884XhuJct4kCebecAX/X6C11GAtbcDShG phCrdrf+VLerWnRikVs14pP7GAdiKSHf0cc305RkhZ6n22tIFRnEeC2v X-Gm-Gg: ASbGncuXZfqzdENwz6bpJ7ebhysDpFv8anEMq5tpvHE3g2os87FaDt2u0CXV12a84gx sqVj73jQwAeVr6Lsc+1VxFj4TjW5/pHP282/Z0m+p0cJbW/MtCKCy0CusR19M25kQslGcOhJF36 gkIeVf0kL+0lXhYHoCqmhRwANKM9Vxb9tzaPeTTL6ZE/ig/0XJ26OzofBqFpdErfKu4D2vRMtUA 2PDX49b5zwD9cTeIg+22r0tTqtbsOc248e6BjcYs/vFejsAKHxvqYFBXt+teD2YKYmwB/izV5Ui 2+1fqXWCY1jkFfOim7OLAwEK6cThl9vfkxdNAMq6JfMsDpf/DBT/v3X2Bq72SCT/BtM8KTPAncb ee2sD0DN5Kdv4K4yuyJFVU2BmGlpHxg/8j/Vgwq29bwOJLjzjALYlkm7N0yWHIz4BGi5DvQ== X-Google-Smtp-Source: AGHT+IEhDlWE8of6FKJZTBdolMkdIJwrQS5sBkMxqZRx1jm7mgw1ED3Gz3nsCefElmIVs2UoNwo5Dg== X-Received: by 2002:a05:6512:3d87:b0:597:cf1d:bc77 with SMTP id 2adb3069b0e04-597d66c8085mr614377e87.29.1764834921676; Wed, 03 Dec 2025 23:55:21 -0800 (PST) Received: from minun.felixc.at ([2a01:4f9:6b:1cc4::2]) by smtp.googlemail.com with ESMTPSA id 2adb3069b0e04-597d7c28019sm239190e87.69.2025.12.03.23.55.21 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 03 Dec 2025 23:55:21 -0800 (PST) From: Asuna Yang X-Google-Original-From: Asuna Yang Date: Thu, 04 Dec 2025 08:54:54 +0100 Subject: [PATCH v5 4/4] RISC-V: handle extension configs for bindgen, re-enable gcc + rust builds Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20251204-gcc-rust-v5-v5-4-2d4f20d86c24@gmail.com> References: <20251204-gcc-rust-v5-v5-0-2d4f20d86c24@gmail.com> In-Reply-To: <20251204-gcc-rust-v5-v5-0-2d4f20d86c24@gmail.com> To: Nathan Chancellor , Nicolas Schier , Miguel Ojeda , Boqun Feng , Gary Guo , =?utf-8?q?Bj=C3=B6rn_Roy_Baron?= , Benno Lossin , Andreas Hindborg , Alice Ryhl , Trevor Gross , Danilo Krummrich , Nick Desaulniers , Bill Wendling , Justin Stitt , Paul Walmsley , Palmer Dabbelt , Albert Ou , Alexandre Ghiti , Jonathan Corbet , Jason Montleon , Han Gao , Conor Dooley , Vivian Wang Cc: linux-kbuild@vger.kernel.org, linux-kernel@vger.kernel.org, rust-for-linux@vger.kernel.org, llvm@lists.linux.dev, linux-riscv@lists.infradead.org, linux-doc@vger.kernel.org, Asuna Yang , Asuna Yang X-Mailer: b4 0.14.3 From: Asuna Yang Commit 33549fcf37ec ("RISC-V: disallow gcc + rust builds") disabled GCC + Rust builds for RISC-V due to differences in extension handling compared to LLVM. This commit enables GCC + Rust builds again. Add `bindgen-option` conditions for the availability of libclang to the RISC-V extension Kconfig symbols that depend on the `cc-option` function. For Zicsr/Zifencei special handling, since LLVM/Clang always enables these two extensions, either don't pass them to `-march`, or pass them explicitly and Rust bindgen libclang must recognize them. Clang does not support `-mno-riscv-attribute` flag, filter it out to resolve error: unknown argument: '-mno-riscv-attribute'. Define `BINDGEN_TARGET_riscv` to pass the target triplet to Rust bindgen libclang for RISC-V to resolve error: unsupported argument 'medany' to option '-mcmodel=3D' for target 'unknown'. Update the documentation, GCC + Rust builds for RISC-V are now maintained. Acked-by: Miguel Ojeda Signed-off-by: Asuna Yang --- Documentation/rust/arch-support.rst | 2 +- arch/riscv/Kconfig | 35 +++++++++++++++++++++++++++++++++= +- rust/Makefile | 3 ++- scripts/Makefile.rust | 1 + 4 files changed, 38 insertions(+), 3 deletions(-) diff --git a/Documentation/rust/arch-support.rst b/Documentation/rust/arch-= support.rst index 6e6a515d0899..5282e0e174e8 100644 --- a/Documentation/rust/arch-support.rst +++ b/Documentation/rust/arch-support.rst @@ -18,7 +18,7 @@ Architecture Level of support Constraints ``arm`` Maintained ARMv7 Little Endian only. ``arm64`` Maintained Little Endian only. ``loongarch`` Maintained \- -``riscv`` Maintained ``riscv64`` and LLVM/Clang only. +``riscv`` Maintained ``riscv64`` only. ``um`` Maintained \- ``x86`` Maintained ``x86_64`` only. =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D= =3D=3D=3D=3D=3D =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D= =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D= =3D=3D diff --git a/arch/riscv/Kconfig b/arch/riscv/Kconfig index fadec20b87a8..9a5606396646 100644 --- a/arch/riscv/Kconfig +++ b/arch/riscv/Kconfig @@ -193,7 +193,7 @@ config RISCV select HAVE_REGS_AND_STACK_ACCESS_API select HAVE_RETHOOK if !XIP_KERNEL select HAVE_RSEQ - select HAVE_RUST if RUSTC_SUPPORTS_RISCV && CC_IS_CLANG + select HAVE_RUST if RUSTC_SUPPORTS_RISCV && TOOLCHAIN_MATCHES_ZICSR_ZIFEN= CEI select HAVE_SAMPLE_FTRACE_DIRECT select HAVE_SAMPLE_FTRACE_DIRECT_MULTI select HAVE_STACKPROTECTOR @@ -617,6 +617,8 @@ config TOOLCHAIN_HAS_V depends on !32BIT || $(cc-option,-mabi=3Dilp32 -march=3Drv32imv) depends on LD_IS_LLD || LD_VERSION >=3D 23800 depends on AS_HAS_OPTION_ARCH + depends on !RUST || !64BIT || $(bindgen-backend-option,-mabi=3Dlp64 -marc= h=3Drv64imv) + depends on !RUST || !32BIT || $(bindgen-backend-option,-mabi=3Dilp32 -mar= ch=3Drv32imv) =20 config RISCV_ISA_V bool "Vector extension support" @@ -681,6 +683,8 @@ config TOOLCHAIN_HAS_ZABHA depends on !64BIT || $(cc-option,-mabi=3Dlp64 -march=3Drv64ima_zabha) depends on !32BIT || $(cc-option,-mabi=3Dilp32 -march=3Drv32ima_zabha) depends on AS_HAS_OPTION_ARCH + depends on !RUST || !64BIT || $(bindgen-backend-option,-mabi=3Dlp64 -marc= h=3Drv64ima_zabha) + depends on !RUST || !32BIT || $(bindgen-backend-option,-mabi=3Dilp32 -mar= ch=3Drv32ima_zabha) =20 config RISCV_ISA_ZABHA bool "Zabha extension support for atomic byte/halfword operations" @@ -699,6 +703,8 @@ config TOOLCHAIN_HAS_ZACAS depends on !64BIT || $(cc-option,-mabi=3Dlp64 -march=3Drv64ima_zacas) depends on !32BIT || $(cc-option,-mabi=3Dilp32 -march=3Drv32ima_zacas) depends on AS_HAS_OPTION_ARCH + depends on !RUST || !64BIT || $(bindgen-backend-option,-mabi=3Dlp64 -marc= h=3Drv64ima_zacas) + depends on !RUST || !32BIT || $(bindgen-backend-option,-mabi=3Dilp32 -mar= ch=3Drv32ima_zacas) =20 config RISCV_ISA_ZACAS bool "Zacas extension support for atomic CAS" @@ -717,6 +723,8 @@ config TOOLCHAIN_HAS_ZBB depends on !32BIT || $(cc-option,-mabi=3Dilp32 -march=3Drv32ima_zbb) depends on LD_IS_LLD || LD_VERSION >=3D 23900 depends on AS_HAS_OPTION_ARCH + depends on !RUST || !64BIT || $(bindgen-backend-option,-mabi=3Dlp64 -marc= h=3Drv64ima_zbb) + depends on !RUST || !32BIT || $(bindgen-backend-option,-mabi=3Dilp32 -mar= ch=3Drv32ima_zbb) =20 # This symbol indicates that the toolchain supports all v1.0 vector crypto # extensions, including Zvk*, Zvbb, and Zvbc. LLVM added all of these at = once. @@ -732,6 +740,8 @@ config TOOLCHAIN_HAS_ZBA depends on !32BIT || $(cc-option,-mabi=3Dilp32 -march=3Drv32ima_zba) depends on LD_IS_LLD || LD_VERSION >=3D 23900 depends on AS_HAS_OPTION_ARCH + depends on !RUST || !64BIT || $(bindgen-backend-option,-mabi=3Dlp64 -marc= h=3Drv64ima_zba) + depends on !RUST || !32BIT || $(bindgen-backend-option,-mabi=3Dilp32 -mar= ch=3Drv32ima_zba) =20 config RISCV_ISA_ZBA bool "Zba extension support for bit manipulation instructions" @@ -767,6 +777,8 @@ config TOOLCHAIN_HAS_ZBC depends on !32BIT || $(cc-option,-mabi=3Dilp32 -march=3Drv32ima_zbc) depends on LD_IS_LLD || LD_VERSION >=3D 23900 depends on AS_HAS_OPTION_ARCH + depends on !RUST || !64BIT || $(bindgen-backend-option,-mabi=3Dlp64 -marc= h=3Drv64ima_zbc) + depends on !RUST || !32BIT || $(bindgen-backend-option,-mabi=3Dilp32 -mar= ch=3Drv32ima_zbc) =20 config RISCV_ISA_ZBC bool "Zbc extension support for carry-less multiplication instructions" @@ -790,6 +802,8 @@ config TOOLCHAIN_HAS_ZBKB depends on !32BIT || $(cc-option,-mabi=3Dilp32 -march=3Drv32ima_zbkb) depends on LD_IS_LLD || LD_VERSION >=3D 23900 depends on AS_HAS_OPTION_ARCH + depends on !RUST || !64BIT || $(bindgen-backend-option,-mabi=3Dlp64 -marc= h=3Drv64ima_zbkb) + depends on !RUST || !32BIT || $(bindgen-backend-option,-mabi=3Dilp32 -mar= ch=3Drv32ima_zbkb) =20 config RISCV_ISA_ZBKB bool "Zbkb extension support for bit manipulation instructions" @@ -877,6 +891,25 @@ config TOOLCHAIN_NEEDS_OLD_ISA_SPEC versions of clang and GCC to be passed to GAS, which has the same result as passing zicsr and zifencei to -march. =20 +config RUST_BINDGEN_HAS_ZICSR_ZIFENCEI + def_bool y + depends on !64BIT || $(bindgen-backend-option,-mabi=3Dlp64 -march=3Drv64i= ma_zicsr_zifencei) + depends on !32BIT || $(bindgen-backend-option,-mabi=3Dilp32 -march=3Drv32= ima_zicsr_zifencei) + +config TOOLCHAIN_MATCHES_ZICSR_ZIFENCEI + def_bool y + # https://github.com/llvm/llvm-project/commit/22e199e6afb1263c943c0c0d449= 8694e15bf8a16 + depends on TOOLCHAIN_NEEDS_OLD_ISA_SPEC || !TOOLCHAIN_NEEDS_EXPLICIT_ZICS= R_ZIFENCEI || RUST_BINDGEN_HAS_ZICSR_ZIFENCEI + help + LLVM/Clang >=3D 17.0.0 starts recognizing Zicsr/Zifencei in -march, pas= sing + them to -march doesn't generate an error anymore, and passing them or n= ot + doesn't have any real difference, it still follows ISA before version + 20190608 - Zicsr/Zifencei are included in base ISA. + + The current latest version of LLVM/Clang still does not require explicit + Zicsr/Zifencei to enable these two extensions, Clang just accepts them = in + -march and then silently ignores them. + config FPU bool "FPU support" default y diff --git a/rust/Makefile b/rust/Makefile index 2603b34f9833..079af058ddde 100644 --- a/rust/Makefile +++ b/rust/Makefile @@ -383,7 +383,8 @@ bindgen_skip_c_flags :=3D -mno-fp-ret-in-387 -mpreferre= d-stack-boundary=3D% \ -fno-inline-functions-called-once -fsanitize=3Dbounds-strict \ -fstrict-flex-arrays=3D% -fmin-function-alignment=3D% \ -fzero-init-padding-bits=3D% -mno-fdpic \ - --param=3D% --param asan-% -fno-isolate-erroneous-paths-dereference + --param=3D% --param asan-% -fno-isolate-erroneous-paths-dereference \ + -mno-riscv-attribute =20 # All warnings are inhibited since GCC builds are very experimental, # many GCC warnings are not supported by Clang, they may only appear in diff --git a/scripts/Makefile.rust b/scripts/Makefile.rust index b219244cd051..cee28a604830 100644 --- a/scripts/Makefile.rust +++ b/scripts/Makefile.rust @@ -3,6 +3,7 @@ BINDGEN_TARGET_x86 :=3D x86_64-linux-gnu BINDGEN_TARGET_arm64 :=3D aarch64-linux-gnu BINDGEN_TARGET_arm :=3D arm-linux-gnueabi BINDGEN_TARGET_loongarch :=3D loongarch64-linux-gnusf +BINDGEN_TARGET_riscv :=3D riscv64-linux-gnu BINDGEN_TARGET_um :=3D $(BINDGEN_TARGET_$(SUBARCH)) BINDGEN_TARGET :=3D $(BINDGEN_TARGET_$(SRCARCH)) =20 --=20 2.51.1