From nobody Fri Dec 19 19:23:33 2025 Received: from mail-wm1-f51.google.com (mail-wm1-f51.google.com [209.85.128.51]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id D3EE429E0FD for ; Wed, 3 Dec 2025 21:21:14 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.51 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1764796876; cv=none; b=agYqn6IGgP5N7owIwoS5VF6A+kAC3oonpfq91Dn28qjGkFEfKqRetWaFXF8a0BGnOtcrJcXjOD0p5vNleMRqMpksKXYer96DRAUG2fIysBU4p2Ws3JJc0OiErIIRE+dltmUhWAqwoByi3oEPeDcJRiyqpreq2AXEHGOg8a3eFME= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1764796876; c=relaxed/simple; bh=7iOFyKXGUyWDuEZAjVc/M9a+gWMr/52/ubq0TALoCug=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=bIMKg44v3ETYxvBbcSAKih3a53gSPbwbjhi+6cHpX1CT/saK3zF6Xz9NpaCrGQrGXmf64giqPbpK5/QPCHwuomHSgzKQYE8KFnfOlbFGP6+4tmxWbos4/CZX3t57+z3/fbhH/oOH8ajHGSaka5ogdPyzUPSQ7aBQ3FHjzlL788g= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=RubDu0bQ; arc=none smtp.client-ip=209.85.128.51 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="RubDu0bQ" Received: by mail-wm1-f51.google.com with SMTP id 5b1f17b1804b1-477770019e4so2135285e9.3 for ; Wed, 03 Dec 2025 13:21:14 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1764796873; x=1765401673; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=7VCnqPhJAv91oFzV5RkUJqtr3PFZFRnM/qBGQTZCSK4=; b=RubDu0bQSfbGw15Y7qlBCCJFE9K8zDnM9Z83xunoOiRIqhogqCncMOO9/G47DA8JNs OlHFuLtsdUmbgij5YKlki9WiOj6f99M+svVWeLftLelf4O/jxttDHkDT4M9DZ/MUbhNU y5iHbaboBPASHbb0NY5bxfdxxTs5txlrRminn18RJ0iV90JArRv0uVNrhvHpA80Wq4ve bv5xpf32gDhrgpkK00AgkQyDYNGDy+Ai/glZOJc6yoX+PqfOmcpkP8WgxyUSwwoxBRMr JD32swL8+dz1w2JKAWtyOHXFX0JhNkHs2iJQ66+VBC30Xk3RKQ3y4Gcud2uafCvGl4of KlZw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1764796873; x=1765401673; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=7VCnqPhJAv91oFzV5RkUJqtr3PFZFRnM/qBGQTZCSK4=; b=TTpPH52N2jY8nTBQXlAA4yoeHHl50LUMTY5x5QAkuY8IPHY8CUH9NbPp1Izl5SQJ6m Yvm0toQfyGv+Eh6sopC3iR2ls6dRhp8auS4PS6ak8FpCSfrfwHfbYDSKfEhXVa0PgFUt bRX36XJE2KmsRiYv9OqM+1Mz385Syxpl5xjdKPB/4ZelpYV5KyAulFdnX/RbohJiw1Kx 7IltB70k/wZPLjM/sbGVC4SFXjYQoGQsZEXLr181ge5owt3ew2rXCxP12hrQuZGk0KME dtrEHrG5UsCk6ALlme/xEkZsx+LIRtjNCB8zfcyxXCPqjfv3E+JnbSW+KppsaGNTVX49 8XJg== X-Forwarded-Encrypted: i=1; AJvYcCXeZI65J2TO7xrApzJfmSjYnAn95s6bPdiA33UCKxNrbSqJA2VyM1SIC5P2s9SM0LdI4PxMLEm2Uod0+Pw=@vger.kernel.org X-Gm-Message-State: AOJu0YzXxqqa1w7UcxtVJ02x4l22AT0WhFz+Q44QZNoFAEWadP2QMMcp VhrgOVBdj0cAaZ7vJEvwM1lPI/rlzm4XNEL6JC8XuTKu1ELjldlFwow3 X-Gm-Gg: ASbGncs0DurOQOgyuWOX530TkuFI0ZzeO7kcxO3nII7o2mCZjh6m8Klv3Qpnc6II+O0 VSRsyFJZpDs64nx3MXY1f89gbx4ce3tnnMe9G/6GhtRRJd+uIoqI4WWsFHqcritpLrg1zvv0c2T KUqnz0f401M2Q8btjPKX/A85UryaIRXscdlFFWLhh8XllE34Ll7S4p5TBzLnsUggJkRsGP1vQcA cUNF00H6eut8sD4/4Z7z7581Hh5pQiCyJ9EdvqDMRRYZVn5NFLw02dS31WCvt023t4fkX+88tfU aa30/mWsxusYRfUtvz4GPqSiII0E9a7DBXYPQThRW9Ji28huH9/h45ZY/72xosJIC4dRX8c0hu/ DeVYJ704rFOHoJIkGZZ/4e6oGaRTuhpZg3/fXxalJbgGcHD0CT92nVjdWmALc49qgmuV+1/xxWg S9lb4LXlCRXmxRVe9omwQnfilmtw== X-Google-Smtp-Source: AGHT+IEQb2k2djGAaaOrrubAL8cotaaXzpmwb9ywB3fXqMoQMIkGIZ7M8ouSlDgCOvzXCCNljCajAw== X-Received: by 2002:a05:6000:2c13:b0:42b:3ad7:fdd3 with SMTP id ffacd0b85a97d-42f79800ecfmr412479f8f.18.1764796872870; Wed, 03 Dec 2025 13:21:12 -0800 (PST) Received: from [127.0.1.1] ([2001:861:3201:3d10:2034:6883:1f40:e708]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-42e1c5c3c81sm41648667f8f.3.2025.12.03.13.21.11 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 03 Dec 2025 13:21:12 -0800 (PST) From: Gary Bisson Date: Wed, 03 Dec 2025 22:20:37 +0100 Subject: [PATCH v5 1/5] dt-bindings: vendor-prefixes: Add Ezurio LLC Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20251203-review-v5-1-b26d5512c6af@gmail.com> References: <20251203-review-v5-0-b26d5512c6af@gmail.com> In-Reply-To: <20251203-review-v5-0-b26d5512c6af@gmail.com> To: Rob Herring , Krzysztof Kozlowski , Conor Dooley , Matthias Brugger , AngeloGioacchino Del Regno , Sean Wang Cc: devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-mediatek@lists.infradead.org, Krzysztof Kozlowski , Gary Bisson X-Mailer: b4 0.13.0 X-Developer-Signature: v=1; a=ed25519-sha256; t=1764796869; l=1097; i=bisson.gary@gmail.com; s=20251201; h=from:subject:message-id; bh=7iOFyKXGUyWDuEZAjVc/M9a+gWMr/52/ubq0TALoCug=; b=EiXO0OVlGDQSkgB5iAR24vdHCk5tvHK4Sh+BbG9kE/1Vb7BXNxstMgDeSrK6FsTEZjHGxwPNP Oq1znoRWbzOAtvQwbCfnM1h7ByNlw5g15qlRF25OC/yBI7Dff0/uNI6 X-Developer-Key: i=bisson.gary@gmail.com; a=ed25519; pk=eaOrLwovHUZBMoLbrx+L1ppj+AH+TfgxkVhIEyrhkeE= Ezurio is the new name of Laird Connectivity after it acquired Boundary Devices. Acked-by: Krzysztof Kozlowski Reviewed-by: AngeloGioacchino Del Regno Signed-off-by: Gary Bisson --- Changes in v2: - None Changes in v3: - Added missing Acked-by from Krzysztof Changes in v4: - None Changes in v5: - None --- Documentation/devicetree/bindings/vendor-prefixes.yaml | 2 ++ 1 file changed, 2 insertions(+) diff --git a/Documentation/devicetree/bindings/vendor-prefixes.yaml b/Docum= entation/devicetree/bindings/vendor-prefixes.yaml index f1d1882009ba..e76e6c5be726 100644 --- a/Documentation/devicetree/bindings/vendor-prefixes.yaml +++ b/Documentation/devicetree/bindings/vendor-prefixes.yaml @@ -547,6 +547,8 @@ patternProperties: description: Exegin Technologies Limited "^ezchip,.*": description: EZchip Semiconductor + "^ezurio,.*": + description: Ezurio LLC "^facebook,.*": description: Facebook "^fairchild,.*": --=20 2.43.0 From nobody Fri Dec 19 19:23:33 2025 Received: from mail-wr1-f53.google.com (mail-wr1-f53.google.com [209.85.221.53]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 7967D2C11C5 for ; Wed, 3 Dec 2025 21:21:16 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.53 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1764796878; cv=none; b=ifbfXy3WQVeGVKW1YutYluK7+KnnJ6Y5fxGQ684JYOV08BXnfY07KGlWzV6CGKqfWuBhJOAkQxm9FzteHYcRcZU/cghxn/TrSDPMV/+3JPYns51Y+44/32WECPTADSo6lGM8FcCNiFwQ/bg10+G09ORqcoJIyfRQDsisgAfMRjc= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1764796878; c=relaxed/simple; bh=2O02A46urVE1HA8sKir61mogltLD52eOnfpgtmwDo64=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=eRG/Ik8hk0eejpinmrqNc3OvDEacbvH1Hdhx3IrCNG4UUNI8UAs7ZmsjHxMv31nkId6e/qJ3Jo2AI5cG5eiQY3U1wTHTndkTjmivyEVe1p9UMBXdOqJOaUSbJfHs+iLAfXui+hE6KkdXYRGrrXz+44Ks46Cjmym7WvXRgOvoXCc= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=bIRlTpoh; arc=none smtp.client-ip=209.85.221.53 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="bIRlTpoh" Received: by mail-wr1-f53.google.com with SMTP id ffacd0b85a97d-42e2e2eccd2so189026f8f.1 for ; Wed, 03 Dec 2025 13:21:16 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1764796875; x=1765401675; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=yP/l8JGC5vYhIjT7IhD8+eR57N9ujutEJJaapNR46/U=; b=bIRlTpohQf2ieulr765MUQWkeXOgjWnxLplg305CJwrfQdxBAbmS6bQMWkT6pQSURo U5dl9MKXsomd4QVQ61gPQz2s2swODjTAA9uxRID5XoILAU9NnQedssTZ5xRWFlrCNk24 RVSpG4ueQ0/FO7ohuS+NbF9SZLQt27z0Iqjyc/AODLEfh/EMXIE9v9OC1UhigNI4Pk7Q vrChf6J1FyPtAwCKVispyzoNcf//Zc7HADXJr70QhMtZQeddX8AFsrlN75sg4dfJW9sL iwHTWUE17drMfvGh6hjY5Y4i7yFKJa9AfoC2Vo2pyasT8Ld/sMSYPjpODa9Jg7ie794w LYzQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1764796875; x=1765401675; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=yP/l8JGC5vYhIjT7IhD8+eR57N9ujutEJJaapNR46/U=; b=E6B3GBZmkSYImDtYhKQds13n+owfMNfMikDPJlUNv3bJGj8FO0RUjrMoWZYxj5sGU2 0pEdsgnn/pmX5Ksk+SlQkwubfiVfXSLP0wDStlLqcRf+l/wHXmQV2VHmp0Fj6eGfZ4LW JMIFeZ7Tw8Po470bMFXl09ZhjN+Y33eyyTZOyncShdVpaW20Y5bVhkIS8jdHQ9cOlSfg pammtW7paZIFMTpIeLVaUXv6HwnxRFgJwWxa7qWPoEbC9zxCuqYMNA6spYVrlwdVCkSR 1tXcy8DcTZ6S1NKyuxblQZ6RuyyZVGK7Petp0uKM7U2zJ4xytTaewPUjj+A3a1Q/cXa1 +Z5Q== X-Forwarded-Encrypted: i=1; AJvYcCW8iTsPwGf79eU1yGXhNE/CmJ2ZvqjH7IJQPFghq3Gt3aVy45bk2jY0YbGWUm1/pJCj1Wo3qyPxyn3BLhw=@vger.kernel.org X-Gm-Message-State: AOJu0YywnyNRkYy9GyoWRkn/wu0YA2tbquTy82jCZeM6oB/Eks6cmY/0 v2hJu+xBciDcLd5zE18dSrLhusZUAlpWavX9J+Lvsb+AmaeXh4LbU+Qy X-Gm-Gg: ASbGnctIf5Ah3LfSsYmzKB8RT0Le6q1FJQG4oaSUHU4cdY7RQgbCEnfIgUzTPnyrwF7 y4HzCQweIAKdQ+06Zjn93Lh0uH0TSXGtfI2OySgLLX+lxgcYYIDfiErU4LPJxKJgTzFAYGzJFby WoNC9jIij1vG6LIPvxJKHN+Fy2+WL/KN1FZtp9JBdwjpZ1nlO3rimSlAMiAdMAegATyuQXlQVqD trH5u+RhJJ94DLONLglUs7lEfvUo94qsZ0iGuz3xnMI6Np3QEShrW1CC5weE/rXs/hjIpruF1H2 bWZ+2vZBr6aycVQMW4EznDGptJoKzdRPDeT6LzoSbFnKCLfmQCcIb0TLbao35Ypn9glOo26r6tk LkNLUsFl0/Q3Z5i7DSyxEfTMe2mVh7Kh1o82aZa9lpQrDoCf/tpXH+1gwZk4= X-Google-Smtp-Source: AGHT+IGxZWzNDUX3hiHjNQKBnSxzzAZx7twXbp1EgxC0jGUK5ezYoXbz0OptPL3GJLKU9ZswN+2RqA== X-Received: by 2002:a05:6000:420a:b0:42b:3680:3567 with SMTP id ffacd0b85a97d-42f73172b34mr3840601f8f.18.1764796874721; Wed, 03 Dec 2025 13:21:14 -0800 (PST) Received: from [127.0.1.1] ([2001:861:3201:3d10:2034:6883:1f40:e708]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-42e1c5c3c81sm41648667f8f.3.2025.12.03.13.21.13 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 03 Dec 2025 13:21:14 -0800 (PST) From: Gary Bisson Date: Wed, 03 Dec 2025 22:20:38 +0100 Subject: [PATCH v5 2/5] dt-bindings: arm: mediatek: Add Ezurio Tungsten entries Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20251203-review-v5-2-b26d5512c6af@gmail.com> References: <20251203-review-v5-0-b26d5512c6af@gmail.com> In-Reply-To: <20251203-review-v5-0-b26d5512c6af@gmail.com> To: Rob Herring , Krzysztof Kozlowski , Conor Dooley , Matthias Brugger , AngeloGioacchino Del Regno , Sean Wang Cc: devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-mediatek@lists.infradead.org, Krzysztof Kozlowski , Gary Bisson X-Mailer: b4 0.13.0 X-Developer-Signature: v=1; a=ed25519-sha256; t=1764796869; l=1590; i=bisson.gary@gmail.com; s=20251201; h=from:subject:message-id; bh=2O02A46urVE1HA8sKir61mogltLD52eOnfpgtmwDo64=; b=usZKRfG7to0jkWap1PRigfzy8V6LxDPmF1ruY8y1wPJGnYhpRNrOythsELbDISgNwwOFTQZ8T J2mSZumKXODAWVJBDfzBBqrPgrb1LIsDqWTEuyH89pK4OXKDYznH6m7 X-Developer-Key: i=bisson.gary@gmail.com; a=ed25519; pk=eaOrLwovHUZBMoLbrx+L1ppj+AH+TfgxkVhIEyrhkeE= Add device tree bindings support for the Ezurio Tungsten 510 (MT8370) SMARC [1] / Ezurio Tungsten 700 (MT8390) SMARC [2] + Universal SMARC carrier board [3]. [1] https://www.ezurio.com/product/tungsten510-smarc [2] https://www.ezurio.com/product/tungsten700-smarc [3] https://www.ezurio.com/system-on-module/accessories/universal-smarc-car= rier Acked-by: Krzysztof Kozlowski Reviewed-by: AngeloGioacchino Del Regno Signed-off-by: Gary Bisson --- Changes in v2: - Squashed both entries into 1 commit Changed in v3: - None Changes in v4: - None Changes in v5: - None --- Documentation/devicetree/bindings/arm/mediatek.yaml | 2 ++ 1 file changed, 2 insertions(+) diff --git a/Documentation/devicetree/bindings/arm/mediatek.yaml b/Document= ation/devicetree/bindings/arm/mediatek.yaml index f04277873694..cffb0f6ac690 100644 --- a/Documentation/devicetree/bindings/arm/mediatek.yaml +++ b/Documentation/devicetree/bindings/arm/mediatek.yaml @@ -431,12 +431,14 @@ properties: - const: mediatek,mt8365 - items: - enum: + - ezurio,mt8370-tungsten-smarc - grinn,genio-510-sbc - mediatek,mt8370-evk - const: mediatek,mt8370 - const: mediatek,mt8188 - items: - enum: + - ezurio,mt8390-tungsten-smarc - grinn,genio-700-sbc - mediatek,mt8390-evk - const: mediatek,mt8390 --=20 2.43.0 From nobody Fri Dec 19 19:23:33 2025 Received: from mail-wr1-f46.google.com (mail-wr1-f46.google.com [209.85.221.46]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 54FC0258EDA for ; Wed, 3 Dec 2025 21:21:18 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.46 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1764796880; cv=none; b=HI4cwsOhuXaRA0EyDjvAGDMT1CkZyJFi63OrA2Es+TvnVlp7Lap8f825xGk6mnIckDfzUi+IgPbRQ3P9opvSqbZKVSlGTiazi8C03T2PIeVREv62hqFEQb53WYXO04PEo5eO95rbzEmDxgkmrWP4xridQvDhU78JurBtCk/Cke0= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1764796880; c=relaxed/simple; bh=D0brhOSlQ6XpHrvqk4mV02jDuacWgrfRP6AOquTJ7yY=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=BHHPthQQrhRMs/7MiE/nNrYhrBJmnmjGRFMtO6Ra+FHj2mGfdaXbXY0J8HYOvSqdgAMEqrDuRDco1DGg7nkzizdkAaHCXF4GFgjqCTmpvVrPOtAKHuDEVCA4QkcWW4EyyIYyrJsFKpyxXHneY5XTU9V4d8EreV3LakU7PeeXicA= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=d4HyxcoC; arc=none smtp.client-ip=209.85.221.46 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="d4HyxcoC" Received: by mail-wr1-f46.google.com with SMTP id ffacd0b85a97d-42e2e77f519so234455f8f.2 for ; Wed, 03 Dec 2025 13:21:18 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1764796876; x=1765401676; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=EQhWJ+eZUIq/ASkiydz0nS8vMs4pxW0kNav8P/wBabI=; b=d4HyxcoCyQ2n52L+/2sRys5u/YAp65h/hPj/K9BnliChF7aH0hx4ekK25Tb3qoPAHm maw4//ITXX4fnw/NyI/LoaTa3WC6SAS5GquWY+ysTMVDfDh8JxgS2MWciQJvloMvxRTO +y5Gg5dzgrmHeMmfTAXkD+i61hjzWqNjdrSfhgN5b6zheCuVbt43iircTtCocz5mnGAG sfqLhX1n5m/AzuTItexB4jrnowx8S5Xr06lSW7Uk50jFuKHzux5rP48ovNFInUC04VOm CEx+vmmzUcatwDkvCry8rhZeBWUm9KtDVHFVbJwshi0lfxDuhDOei/ciGiBgxbpUelAc y/JA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1764796876; x=1765401676; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=EQhWJ+eZUIq/ASkiydz0nS8vMs4pxW0kNav8P/wBabI=; b=JOjzp7dcYtrIdMcwqrmQeOVNqTHowPLhJldqaNbZaicKgvDilUHw3hq2r4Cz6WKLgj 8pdtHmkvH1y6th5aUMfTzrdEKtSNAw0pxBfKx85QccRZqtbd69QdEv3gIvduX8alGsVu tZnO7QQotolT2wWkai/NpjnG69IjymFPOTCFOVNlbg0X4x9R5sQuaRxMhNtaBlmocjLg W6GPwQn9z2GvH96cGtziew3jNxNmDwlSSk7TRsX55IE5q9RcRXovT6nG5JU6b1h/4lu+ gg6zDfBGZiItTzI0gFlB9ybbB8CSikOrIOngKh/nXSXmxYUALdb2WkqckaVg9wQDCQpI 8d4A== X-Forwarded-Encrypted: i=1; AJvYcCVPmIapkD0bnhR5NWnn98o1Qa4v5+0cHgQtQjtpsOpZf0GtEuT25RuRssWClujaM2s9j73IA6/DkRee7FA=@vger.kernel.org X-Gm-Message-State: AOJu0YxqUIpeHzKEmI+KNEXx/lHOvP8fjYBHdu5PmrjsgGQXVWXnDTWG SPquk5McXdoVSbRvppVRIBEpt5O2Ak8t9ddL3+mZjxZCyISbiFeordWs X-Gm-Gg: ASbGncvNnn8dc2tmc1C+xjexfHFcdFMcD7VaNcPgGOhBvtUCX0Z5eFOlIp/H6413elX 1qNzQqc3VZGBPRUVrfz15Mym22RdivQw5eGG2SI2Q60qrwCkPSZQuCNYuCSroGwBLci/4IgxopE F7NOD8jpVd/uGfyHPEqEuw3FkVkr2pmRtxlalukjUeSD/9EWG4sVLAT7LrChBVjFMT4Tl0kZ5xI DszW6rtAsN8mBvqao4bqOU9PIRoERv7B7CT0RvzlfQWW+u9B/oa0AgTKnnGojfZGUmBszFg08rk NPiPN1tPNoaXXDJAHDBIqB1vzfJ8YMvz2px3zm8wwkXxncLRKerA4Ok/JYFQvswYr4Bi3dDT4E3 5409c/JLbX424nicR8QOYcEnYkk/WctsctZDMXksASLRemwDr3et3r8oLADXQ3KwEfvtUvntkJq aLTLTcBt5zZyXPlqAFk89vEKOVcQ== X-Google-Smtp-Source: AGHT+IEZunEpe//frhiLdeTM4oc5NR9n84V4te1dih4RZ4tO0H2gi5ZrfJvPPSfzRkaN0ZyCPVH1ew== X-Received: by 2002:a5d:588b:0:b0:425:8bc2:9c43 with SMTP id ffacd0b85a97d-42f7970544amr423736f8f.1.1764796876449; Wed, 03 Dec 2025 13:21:16 -0800 (PST) Received: from [127.0.1.1] ([2001:861:3201:3d10:2034:6883:1f40:e708]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-42e1c5c3c81sm41648667f8f.3.2025.12.03.13.21.14 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 03 Dec 2025 13:21:16 -0800 (PST) From: Gary Bisson Date: Wed, 03 Dec 2025 22:20:39 +0100 Subject: [PATCH v5 3/5] arm64: dts: mediatek: mt8188: switch mmc nodes to interrupts-extended Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20251203-review-v5-3-b26d5512c6af@gmail.com> References: <20251203-review-v5-0-b26d5512c6af@gmail.com> In-Reply-To: <20251203-review-v5-0-b26d5512c6af@gmail.com> To: Rob Herring , Krzysztof Kozlowski , Conor Dooley , Matthias Brugger , AngeloGioacchino Del Regno , Sean Wang Cc: devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-mediatek@lists.infradead.org, Gary Bisson X-Mailer: b4 0.13.0 X-Developer-Signature: v=1; a=ed25519-sha256; t=1764796869; l=1902; i=bisson.gary@gmail.com; s=20251201; h=from:subject:message-id; bh=D0brhOSlQ6XpHrvqk4mV02jDuacWgrfRP6AOquTJ7yY=; b=aZHqoB8QhtYSfvDqkCjiYxJ2KutmCtdQYZ5Z3AxxpgvK0CdISzHX8hpeRnrZVAg5b+DpB60pF +9FuNRYEeTtBuwgKD+NyLdJ3lXwqAT2CzJEN5+tQ/swxniMV+wMOH4W X-Developer-Key: i=bisson.gary@gmail.com; a=ed25519; pk=eaOrLwovHUZBMoLbrx+L1ppj+AH+TfgxkVhIEyrhkeE= No functional change but will allow other dts including this one to override the interrupts, for eint support for instance, without having to delete the 'interrupts' property. Signed-off-by: Gary Bisson --- arch/arm64/boot/dts/mediatek/mt8188.dtsi | 6 +++--- 1 file changed, 3 insertions(+), 3 deletions(-) diff --git a/arch/arm64/boot/dts/mediatek/mt8188.dtsi b/arch/arm64/boot/dts= /mediatek/mt8188.dtsi index 90c388f1890f..e3209a9a5f01 100644 --- a/arch/arm64/boot/dts/mediatek/mt8188.dtsi +++ b/arch/arm64/boot/dts/mediatek/mt8188.dtsi @@ -1800,7 +1800,7 @@ mmc0: mmc@11230000 { compatible =3D "mediatek,mt8188-mmc", "mediatek,mt8183-mmc"; reg =3D <0 0x11230000 0 0x10000>, <0 0x11f50000 0 0x1000>; - interrupts =3D ; + interrupts-extended =3D <&gic GIC_SPI 131 IRQ_TYPE_LEVEL_HIGH 0>; clocks =3D <&topckgen CLK_TOP_MSDC50_0>, <&infracfg_ao CLK_INFRA_AO_MSDC0>, <&infracfg_ao CLK_INFRA_AO_MSDC0_SRC>, @@ -1813,7 +1813,7 @@ mmc1: mmc@11240000 { compatible =3D "mediatek,mt8188-mmc", "mediatek,mt8183-mmc"; reg =3D <0 0x11240000 0 0x1000>, <0 0x11eb0000 0 0x1000>; - interrupts =3D ; + interrupts-extended =3D <&gic GIC_SPI 135 IRQ_TYPE_LEVEL_HIGH 0>; clocks =3D <&topckgen CLK_TOP_MSDC30_1>, <&infracfg_ao CLK_INFRA_AO_MSDC1>, <&infracfg_ao CLK_INFRA_AO_MSDC1_SRC>; @@ -1827,7 +1827,7 @@ mmc2: mmc@11250000 { compatible =3D "mediatek,mt8188-mmc", "mediatek,mt8183-mmc"; reg =3D <0 0x11250000 0 0x1000>, <0 0x11e60000 0 0x1000>; - interrupts =3D ; + interrupts-extended =3D <&gic GIC_SPI 136 IRQ_TYPE_LEVEL_HIGH 0>; clocks =3D <&topckgen CLK_TOP_MSDC30_2>, <&infracfg_ao CLK_INFRA_AO_MSDC2>, <&infracfg_ao CLK_INFRA_AO_MSDC30_2>; --=20 2.43.0 From nobody Fri Dec 19 19:23:33 2025 Received: from mail-wr1-f49.google.com (mail-wr1-f49.google.com [209.85.221.49]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 5D7D72D0C9D for ; Wed, 3 Dec 2025 21:21:20 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.49 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1764796885; cv=none; b=QjG/yD1b+t6HIjkr9nLAzsI0DewAKs+hXwQk4sRUDJ/2MmfoTfXYoBYEUTtlomIvxEGhreB4eZLESjoBdzDEJQrnhpzUCs+T1L7/GuFxWArLKqOycGdNxAk7Bzc9QPwO0L1bsQY55/axDsK/ncUR2EpvO2gQhn0OrCf2h+4s/aI= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1764796885; c=relaxed/simple; bh=Ez5I2RXn2KmnXEmoBRXQpJsoDyxm+cU0dKTl1oSS0yg=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=iR3/VkzLzRMUR8iRwqWmUDdLiudnLSqWhBV94wE0RCZGlmbZiAFs+MM3O8zZZLE6MOwvVLv593o2fKb0HlYuynJNuVZI5aFWGaGgO5HrjJAfaLh3azTfLZFM+0IxowI8G4gTY45MbPQlAzLkvm//eBTevpq+bhiV2eXkgGDv4Oo= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=Il37diyz; arc=none smtp.client-ip=209.85.221.49 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="Il37diyz" Received: by mail-wr1-f49.google.com with SMTP id ffacd0b85a97d-42e2cf93f7dso187337f8f.1 for ; Wed, 03 Dec 2025 13:21:19 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1764796878; x=1765401678; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=Msy9WFwQwiYNqXHHT0OdrW68e8cjCcdw9jXNnG4MPTA=; b=Il37diyz2W/WJyEmkpfK3SHW76x2Hg/AQ4W+LtN4mB6T/ulkt2o87JlFFrNuGWRZoh sbbLA6plU37b+nAHPPPtoNDN0D+4pnpYf7bKGHPn6fwxE9rkXIBXnDLLdr5hCIgbg5Qc x63Try1CZ/m/8diDb/LsypPs6olC4FAIisUYFl4Pfbjc7kpqjtc5ZSKTr3CcH2Zyp2N9 KHsaW4/rcJe3bCKYhhhLvgGfqrhzVhwjN9HWa0+kn3wpYJsjrZKJ1hWWTTDtQ/gf7YT6 Dw+FGbIR22gkooL6hnMze6WZ1D2j8IFURf0Lebo6rOoLDPjhNB6PYSNZjmHuiR8ULzck BtZA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1764796878; x=1765401678; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=Msy9WFwQwiYNqXHHT0OdrW68e8cjCcdw9jXNnG4MPTA=; b=q8pNS7IyeJqYIYkKOeYgzeNdNoC/862kdybtWjOHLaFga32/EzSIsY/UZLFBeUKxwX GL1Qu+tcGTg/6B/nWQo5wI9NJaGB/TW3/5Fw94Rs5UnfzyXAyX1MfMBxJtkFKMqaTaW6 VX8vzSSNpqephbA4AQfbM7oxkklbpotEIk5tCRD8Z/CWDJeJHWO1opIuQVzq6LJ3F0ul vEQWaDFduT3zPgm5el+wWjpqOpc9Dn+zrFyaMcoH7/GT84Rruv9fmnS5tn6STNdtMO9e gjZvwM6iVeiR+DdB3JfE8jA2LpikIZt+JLbuXbI6Ifi9j3uRXt2tLD4vVomm4EcCL9jO SCmA== X-Forwarded-Encrypted: i=1; AJvYcCUiiNLHhMkbv7gKhIs+qK4TlMWMvEXXPpS4ahpFedUQcWCNYx+Ltg0h0CO9Tm2aYSBWo4Qn2gTDhcJCGcA=@vger.kernel.org X-Gm-Message-State: AOJu0Yy8f/5ZfG5Z7V+AYRVt6arlbQLNKIr2tbMXCMyoipN4Mcb6EaKg HG6eT6pw2RLA2bnn7B6cAWAbxIZo1SBHzQzJs/2eTD9UIBjiDr2aqX+K X-Gm-Gg: ASbGncsTn7XFr0yaAMjM2NWe02ModJbpto/QZkKBCy/k7aWeFn91EvsOmx8dI6cOmNS lqOlQsnz6pGBgCx3yQK+Rj7BuZrrYzZtYKJ40UC5Sh8VLO3dobs+fOcFFPo0P9opbzKcVzsFTmr 5+Zz27Vx6IVw/MvPGsVoJsM5JIdzfeXDbHAITwW+okGqi+UayijgSLtZOerP53RHoHaGzi7o+5y Tqxh1J0j12CZExjx1yBcklsz/UAYfP52EO5JVmEKN3J+RwhSjko3tkJrfShdeWC/LrRJbgyzqpr KcbvPp/Jih16Z2uhVZIohzhzQY48jQUvhiG1sZTkXmlB3l4oo/pKJAz+1qDqYF78X8O6Eqhvnd7 3Y3u2snuiSDdbhpYB2tjl9FePpOv1NfpZa2h+oFwJgCtQnZkcm39S8ubDPNw= X-Google-Smtp-Source: AGHT+IFl74ex0bdry8RmTppT8hr9HibNTabkDOnZaLlU8Kb2wlM1Q8ObSvJCzD6oLXuVJsYvwDlnIA== X-Received: by 2002:a05:6000:4029:b0:429:b8e2:1064 with SMTP id ffacd0b85a97d-42f731c3147mr3649867f8f.47.1764796878072; Wed, 03 Dec 2025 13:21:18 -0800 (PST) Received: from [127.0.1.1] ([2001:861:3201:3d10:2034:6883:1f40:e708]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-42e1c5c3c81sm41648667f8f.3.2025.12.03.13.21.16 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 03 Dec 2025 13:21:17 -0800 (PST) From: Gary Bisson Date: Wed, 03 Dec 2025 22:20:40 +0100 Subject: [PATCH v5 4/5] arm64: dts: mediatek: add device tree for Tungsten 510 board Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20251203-review-v5-4-b26d5512c6af@gmail.com> References: <20251203-review-v5-0-b26d5512c6af@gmail.com> In-Reply-To: <20251203-review-v5-0-b26d5512c6af@gmail.com> To: Rob Herring , Krzysztof Kozlowski , Conor Dooley , Matthias Brugger , AngeloGioacchino Del Regno , Sean Wang Cc: devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-mediatek@lists.infradead.org, Gary Bisson X-Mailer: b4 0.13.0 X-Developer-Signature: v=1; a=ed25519-sha256; t=1764796869; l=35678; i=bisson.gary@gmail.com; s=20251201; h=from:subject:message-id; bh=Ez5I2RXn2KmnXEmoBRXQpJsoDyxm+cU0dKTl1oSS0yg=; b=hxgW9Uw3loPDc2PNwKsUWJ+mf5KVmJLo7m2yMs3WMNvKUZvkYnBAJXW+eaLPWd/s5eTl5TReq A5M8faY1Ju+An+s5za+CgX+XRj2tMbwRBix/DNcRVwL/R1u7XGKzrHp X-Developer-Key: i=bisson.gary@gmail.com; a=ed25519; pk=eaOrLwovHUZBMoLbrx+L1ppj+AH+TfgxkVhIEyrhkeE= Add device tree to support Ezurio Tungsten 510 (MT8370) SMARC SOM [1] + Universal SMARC carrier board [2]. It includes support for the MIPI-DSI BD070LIC3 display which uses the Tianma TM070JDHG30 panel + TI SN65DSI84 MIPI-DSI to LVDS bridge [3]. [1] https://www.ezurio.com/product/tungsten510-smarc [2] https://www.ezurio.com/system-on-module/accessories/universal-smarc-car= rier [3] https://www.ezurio.com/product/bd070lic3-7-touchscreen-display Signed-off-by: Gary Bisson --- Changes in v2: - Updated nodes to be generic (pmic, i2c, usb-typec) Changed in v3: - None Changed in v4: - Fixed remaining DTB warnings Changed in v5: - Fixed DTB issues per Angelo's feedback - Updated dtsi name to remove wildcard --- arch/arm64/boot/dts/mediatek/Makefile | 1 + .../boot/dts/mediatek/mt8370-tungsten-smarc.dts | 14 + .../boot/dts/mediatek/mt8390-tungsten-smarc.dtsi | 1489 ++++++++++++++++= ++++ 3 files changed, 1504 insertions(+) diff --git a/arch/arm64/boot/dts/mediatek/Makefile b/arch/arm64/boot/dts/me= diatek/Makefile index a4df4c21399e..30d169a31b10 100644 --- a/arch/arm64/boot/dts/mediatek/Makefile +++ b/arch/arm64/boot/dts/mediatek/Makefile @@ -99,6 +99,7 @@ dtb-$(CONFIG_ARCH_MEDIATEK) +=3D mt8195-demo.dtb dtb-$(CONFIG_ARCH_MEDIATEK) +=3D mt8195-evb.dtb dtb-$(CONFIG_ARCH_MEDIATEK) +=3D mt8365-evk.dtb dtb-$(CONFIG_ARCH_MEDIATEK) +=3D mt8370-genio-510-evk.dtb +dtb-$(CONFIG_ARCH_MEDIATEK) +=3D mt8370-tungsten-smarc.dtb dtb-$(CONFIG_ARCH_MEDIATEK) +=3D mt8395-genio-1200-evk.dtb dtb-$(CONFIG_ARCH_MEDIATEK) +=3D mt8390-genio-700-evk.dtb dtb-$(CONFIG_ARCH_MEDIATEK) +=3D mt8395-kontron-3-5-sbc-i1200.dtb diff --git a/arch/arm64/boot/dts/mediatek/mt8370-tungsten-smarc.dts b/arch/= arm64/boot/dts/mediatek/mt8370-tungsten-smarc.dts new file mode 100644 index 000000000000..4c3a7c4579c8 --- /dev/null +++ b/arch/arm64/boot/dts/mediatek/mt8370-tungsten-smarc.dts @@ -0,0 +1,14 @@ +// SPDX-License-Identifier: (GPL-2.0 OR MIT) +/* + * Copyright (C) 2025 Ezurio LLC + * Author: Gary Bisson + */ +/dts-v1/; +#include "mt8370.dtsi" +#include "mt8390-tungsten-smarc.dtsi" + +/ { + model =3D "Ezurio Tungsten510 SMARC (MT8370)"; + compatible =3D "ezurio,mt8370-tungsten-smarc", "mediatek,mt8370", + "mediatek,mt8188"; +}; diff --git a/arch/arm64/boot/dts/mediatek/mt8390-tungsten-smarc.dtsi b/arch= /arm64/boot/dts/mediatek/mt8390-tungsten-smarc.dtsi new file mode 100644 index 000000000000..40b381d4cc35 --- /dev/null +++ b/arch/arm64/boot/dts/mediatek/mt8390-tungsten-smarc.dtsi @@ -0,0 +1,1489 @@ +// SPDX-License-Identifier: (GPL-2.0 OR MIT) +/* + * Copyright (C) 2025 Ezurio LLC + * Author: Gary Bisson + */ + +#include "mt6359.dtsi" +#include +#include +#include +#include +#include +#include +#include +#include + +/ { + aliases { + dsi0 =3D &disp_dsi0; + ethernet0 =3D ð + i2c0 =3D &i2c0; + i2c1 =3D &i2c1; + i2c2 =3D &i2c2; + i2c3 =3D &i2c3; + i2c4 =3D &i2c4; + i2c5 =3D &i2c5; + i2c6 =3D &i2c6; + mmc0 =3D &mmc0; + mmc1 =3D &mmc1; + mmc2 =3D &mmc2; + rtc0 =3D &rv3028; + rtc1 =3D &mt6359rtc; + serial0 =3D &uart0; + }; + + backlight_lcd0: backlight-lcd0 { + compatible =3D "pwm-backlight"; + brightness-levels =3D <0 1023>; + default-brightness-level =3D <768>; + num-interpolated-steps =3D <1023>; + enable-gpios =3D <&pio 30 GPIO_ACTIVE_HIGH>; + pwms =3D <&disp_pwm0 0 30000>; + }; + + chosen { + stdout-path =3D "serial0:115200n8"; + }; + + firmware { + optee { + compatible =3D "linaro,optee-tz"; + method =3D "smc"; + }; + }; + + memory@40000000 { + device_type =3D "memory"; + reg =3D <0 0x40000000 0x1 0x00000000>; + }; + + panel-dsi0 { + compatible =3D "tianma,tm070jdhg30"; + backlight =3D <&backlight_lcd0>; + power-supply =3D <®_5v>; + + port { + dsi0_panel_in: endpoint { + remote-endpoint =3D <&sn65dsi84_bridge_out>; + }; + }; + }; + + reserved-memory { + #address-cells =3D <2>; + #size-cells =3D <2>; + ranges; + + /* + * 12 MiB reserved for OP-TEE (BL32) + * +-----------------------+ 0x43e0_0000 + * | SHMEM 2MiB | + * +-----------------------+ 0x43c0_0000 + * | | TA_RAM 8MiB | + * + TZDRAM +--------------+ 0x4340_0000 + * | | TEE_RAM 2MiB | + * +-----------------------+ 0x4320_0000 + */ + optee_reserved: optee@43200000 { + no-map; + reg =3D <0 0x43200000 0 0x00c00000>; + }; + + scp_mem: memory@50000000 { + compatible =3D "shared-dma-pool"; + reg =3D <0 0x50000000 0 0x2900000>; + no-map; + }; + + /* 2 MiB reserved for ARM Trusted Firmware (BL31) */ + bl31_secmon_reserved: memory@54600000 { + no-map; + reg =3D <0 0x54600000 0x0 0x200000>; + }; + + apu_mem: memory@55000000 { + compatible =3D "shared-dma-pool"; + reg =3D <0 0x55000000 0 0x1400000>; /* 20 MB */ + }; + + vpu_mem: memory@57000000 { + compatible =3D "shared-dma-pool"; + reg =3D <0 0x57000000 0 0x1400000>; /* 20 MB */ + }; + + adsp_mem: memory@60000000 { + compatible =3D "shared-dma-pool"; + reg =3D <0 0x60000000 0 0xf00000>; + no-map; + }; + + afe_dma_mem: memory@60f00000 { + compatible =3D "shared-dma-pool"; + reg =3D <0 0x60f00000 0 0x100000>; + no-map; + }; + + adsp_dma_mem: memory@61000000 { + compatible =3D "shared-dma-pool"; + reg =3D <0 0x61000000 0 0x100000>; + no-map; + }; + }; + + regulator-efuse { + compatible =3D "regulator-output"; + vout-supply =3D <&mt6359_vefuse_ldo_reg>; + }; + + reg_1v8: regulator-1v8 { + compatible =3D "regulator-fixed"; + regulator-name =3D "reg_1v8"; + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <1800000>; + regulator-always-on; + }; + + reg_3v3: regulator-3v3 { + compatible =3D "regulator-fixed"; + regulator-name =3D "reg_3v3"; + regulator-min-microvolt =3D <3300000>; + regulator-max-microvolt =3D <3300000>; + regulator-always-on; + }; + + reg_5v: regulator-5v { + compatible =3D "regulator-fixed"; + regulator-name =3D "reg_5v"; + regulator-min-microvolt =3D <5000000>; + regulator-max-microvolt =3D <5000000>; + regulator-always-on; + }; + + sdcard_en_3v3: regulator-sdcard-en { + compatible =3D "regulator-fixed"; + regulator-always-on; + regulator-name =3D "sdcard_en_3v3"; + regulator-min-microvolt =3D <3300000>; + regulator-max-microvolt =3D <3300000>; + gpio =3D <&pio 111 GPIO_ACTIVE_HIGH>; + enable-active-high; + }; + + usb_p0_vbus: regulator-usb-p0-vbus { + compatible =3D "regulator-fixed"; + regulator-name =3D "vbus_p0"; + regulator-min-microvolt =3D <5000000>; + regulator-max-microvolt =3D <5000000>; + gpio =3D <&pio 84 GPIO_ACTIVE_HIGH>; + enable-active-high; + }; + + usb_p1_vbus: regulator-usb-p1-vbus { + compatible =3D "regulator-fixed"; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&usb1_hub_pins>; + regulator-name =3D "vbus_p1"; + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <1800000>; + gpio =3D <&pio 147 GPIO_ACTIVE_HIGH>; + enable-active-high; + }; + + usb_p2_vbus: regulator-usb-p2-vbus { + compatible =3D "regulator-fixed"; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&usb2_eth_pins>; + regulator-name =3D "vbus_p2"; + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <1800000>; + gpio =3D <&pio 80 GPIO_ACTIVE_HIGH>; + enable-active-high; + }; + + wifi_pwrseq: wifi-pwrseq { + compatible =3D "mmc-pwrseq-simple"; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&wifi_pwrseq_pins>; + post-power-on-delay-ms =3D <200>; + reset-gpios =3D <&pio 89 GPIO_ACTIVE_LOW>; + }; +}; + +&adsp { + memory-region =3D <&adsp_dma_mem>, <&adsp_mem>; + status =3D "okay"; +}; + +&afe { + memory-region =3D <&afe_dma_mem>; + status =3D "okay"; +}; + +&cpu0 { + cpu-supply =3D <&mt6359_vcore_buck_reg>; +}; + +&cpu1 { + cpu-supply =3D <&mt6359_vcore_buck_reg>; +}; + +&cpu2 { + cpu-supply =3D <&mt6359_vcore_buck_reg>; +}; + +&cpu3 { + cpu-supply =3D <&mt6359_vcore_buck_reg>; +}; + +&cpu6 { + cpu-supply =3D <&mt6315_6_vbuck1>; +}; + +&cpu7 { + cpu-supply =3D <&mt6315_6_vbuck1>; +}; + +&disp_pwm0 { + pinctrl-names =3D "default"; + pinctrl-0 =3D <&disp_pwm0_pins>; + status =3D "okay"; +}; + +&disp_dsi0 { + #address-cells =3D <1>; + #size-cells =3D <0>; + status =3D "okay"; + + ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + reg =3D <0>; + dsi0_in: endpoint { + remote-endpoint =3D <&dither0_out>; + }; + }; + + port@1 { + reg =3D <1>; + dsi0_out: endpoint { + remote-endpoint =3D <&sn65dsi84_bridge_in>; + }; + }; + }; +}; + +&dither0_in { + remote-endpoint =3D <&postmask0_out>; +}; + +&dither0_out { + remote-endpoint =3D <&dsi0_in>; +}; + +ð { + phy-mode =3D"rgmii-id"; + phy-handle =3D <ðernet_phy0>; + pinctrl-names =3D "default", "sleep"; + pinctrl-0 =3D <ð_default_pins>; + pinctrl-1 =3D <ð_sleep_pins>; + mediatek,mac-wol; + snps,reset-gpio =3D <&pio 27 GPIO_ACTIVE_LOW>; + snps,reset-active-low; + snps,reset-delays-us =3D <0 11000 1000>; + status =3D "okay"; +}; + +ð_mdio { + ethernet_phy0: ethernet-phy@7 { + compatible =3D "ethernet-phy-ieee802.3-c22"; + reg =3D <0x7>; + interrupts-extended =3D <&pio 148 IRQ_TYPE_LEVEL_LOW>; + }; +}; + +&gamma0_out { + remote-endpoint =3D <&postmask0_in>; +}; + +&gpu { + mali-supply =3D <&mt6359_vproc2_buck_reg>; + status =3D "okay"; +}; + +&i2c0 { + pinctrl-names =3D "default"; + pinctrl-0 =3D <&i2c0_pins>; + clock-frequency =3D <100000>; + status =3D "okay"; + + i2c-mux@73 { + compatible =3D "nxp,pca9546"; + reg =3D <0x73>; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&i2c0_mux_pins>; + reset-gpios =3D <&pio 6 GPIO_ACTIVE_LOW>; + #address-cells =3D <1>; + #size-cells =3D <0>; + + i2c_mux_gp_0: i2c@0 { + reg =3D <0>; + clock-frequency =3D <100000>; + #address-cells =3D <1>; + #size-cells =3D <0>; + }; + + i2c_mux_gp_1: i2c@1 { + reg =3D <1>; + clock-frequency =3D <100000>; + #address-cells =3D <1>; + #size-cells =3D <0>; + }; + + i2c_mux_gp_2: i2c@2 { + reg =3D <2>; + clock-frequency =3D <100000>; + #address-cells =3D <1>; + #size-cells =3D <0>; + }; + + i2c_mux_gp_3: i2c@3 { + reg =3D <3>; + clock-frequency =3D <100000>; + #address-cells =3D <1>; + #size-cells =3D <0>; + }; + }; +}; + +&i2c1 { + pinctrl-names =3D "default"; + pinctrl-0 =3D <&i2c1_pins>; + clock-frequency =3D <400000>; + status =3D "okay"; +}; + +&i2c2 { + pinctrl-names =3D "default"; + pinctrl-0 =3D <&i2c2_pins>; + clock-frequency =3D <400000>; + status =3D "okay"; + + i2c-mux@73 { + compatible =3D "nxp,pca9546"; + reg =3D <0x73>; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&i2c_mux_smarc_lcd_pins>; + reset-gpios =3D <&pio 5 GPIO_ACTIVE_LOW>; + #address-cells =3D <1>; + #size-cells =3D <0>; + + i2c_mux_lcd_0: i2c@0 { + reg =3D <0>; + clock-frequency =3D <100000>; + #address-cells =3D <1>; + #size-cells =3D <0>; + }; + + i2c_mux_lcd_1: i2c@1 { + reg =3D <1>; + clock-frequency =3D <100000>; + #address-cells =3D <1>; + #size-cells =3D <0>; + }; + + i2c_mux_lcd_2: i2c@2 { + reg =3D <2>; + clock-frequency =3D <100000>; + #address-cells =3D <1>; + #size-cells =3D <0>; + }; + + i2c_mux_lcd_3: i2c@3 { + reg =3D <3>; + clock-frequency =3D <100000>; + #address-cells =3D <1>; + #size-cells =3D <0>; + }; + }; +}; + +&i2c3 { + pinctrl-names =3D "default"; + pinctrl-0 =3D <&i2c3_pins>; + clock-frequency =3D <400000>; + status =3D "okay"; +}; + +&i2c4 { + pinctrl-names =3D "default"; + pinctrl-0 =3D <&i2c4_pins>; + clock-frequency =3D <400000>; + status =3D "okay"; +}; + +&i2c_mux_gp_0 { + rv3028: rtc@52 { + compatible =3D "microcrystal,rv3028"; + reg =3D <0x52>; + interrupts-extended =3D <&pio 42 IRQ_TYPE_LEVEL_LOW>; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&rv3028_pins>; + #clock-cells =3D <0>; + wakeup-source; + }; +}; + +&i2c_mux_gp_1 { + usb-typec@60 { + compatible =3D "ti,hd3ss3220"; + reg =3D <0x60>; + interrupts-extended =3D <&pio 45 IRQ_TYPE_LEVEL_LOW>; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&hd3ss3220_pins>; + + ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + reg =3D <0>; + hd3ss3220_in_ep: endpoint { + remote-endpoint =3D <&ss_ep>; + }; + }; + + port@1 { + reg =3D <1>; + hd3ss3220_out_ep: endpoint { + remote-endpoint =3D <&usb_role_switch>; + }; + }; + }; + }; +}; + +&i2c_mux_gp_2 { + codec@1a { + compatible =3D "wlf,wm8962"; + reg =3D <0x1a>; + clocks =3D <&topckgen CLK_TOP_I2SO1>; + AVDD-supply =3D <®_1v8>; + CPVDD-supply =3D <®_1v8>; + DBVDD-supply =3D <®_3v3>; + DCVDD-supply =3D <®_1v8>; + MICVDD-supply =3D <®_3v3>; + PLLVDD-supply =3D <®_1v8>; + SPKVDD1-supply =3D <®_5v>; + SPKVDD2-supply =3D <®_5v>; + gpio-cfg =3D < + 0x0000 /* n/c */ + 0x0000 /* gpio2: */ + 0x0000 /* gpio3: */ + 0x0000 /* n/c */ + 0x8081 /* gpio5:HP detect */ + 0x8095 /* gpio6:Mic detect */ + >; + }; +}; + +&i2c_mux_lcd_2 { + bridge@2c { + compatible =3D "ti,sn65dsi84"; + reg =3D <0x2c>; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&dsi0_sn65dsi84_pins>; + enable-gpios =3D <&pio 25 GPIO_ACTIVE_HIGH>; + + ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + reg =3D <0>; + + sn65dsi84_bridge_in: endpoint { + remote-endpoint =3D <&dsi0_out>; + data-lanes =3D <1 2 3 4>; + }; + }; + + port@2 { + reg =3D <2>; + + sn65dsi84_bridge_out: endpoint { + remote-endpoint =3D <&dsi0_panel_in>; + }; + }; + }; + }; + + touchscren@5d { + compatible =3D "goodix,gt911"; + reg =3D <0x5d>; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&ts_dsi0_goodix_pins>; + interrupts-extended =3D <&pio 146 IRQ_TYPE_LEVEL_HIGH>; + irq-gpios =3D <&pio 146 GPIO_ACTIVE_HIGH>; + reset-gpios =3D <&pio 7 GPIO_ACTIVE_HIGH>; + }; +}; + +&mfg0 { + domain-supply =3D <&mt6359_vproc2_buck_reg>; +}; + +&mfg1 { + domain-supply =3D <&mt6359_vsram_others_ldo_reg>; +}; + +&mmc0 { + bus-width =3D <8>; + cap-mmc-highspeed; + cap-mmc-hw-reset; + hs400-ds-delay =3D <0x1481b>; + max-frequency =3D <200000000>; + mmc-hs200-1_8v; + mmc-hs400-1_8v; + non-removable; + no-sd; + no-sdio; + supports-cqe; + pinctrl-names =3D "default", "state_uhs"; + pinctrl-0 =3D <&mmc0_default_pins>; + pinctrl-1 =3D <&mmc0_uhs_pins>; + vmmc-supply =3D <&mt6359_vemc_1_ldo_reg>; + vqmmc-supply =3D <&mt6359_vufs_ldo_reg>; + status =3D "okay"; +}; + +&mmc1 { + bus-width =3D <4>; + cap-sd-highspeed; + max-frequency =3D <200000000>; + sd-uhs-sdr104; + sd-uhs-sdr50; + pinctrl-names =3D "default", "state_uhs"; + pinctrl-0 =3D <&mmc1_default_pins>; + pinctrl-1 =3D <&mmc1_uhs_pins>; + cd-gpios =3D <&pio 2 GPIO_ACTIVE_LOW>; + vqmmc-supply =3D <&mt6359_vsim1_ldo_reg>; + vmmc-supply =3D <&sdcard_en_3v3>; + status =3D "okay"; +}; + +&mmc2 { + bus-width =3D <4>; + cap-sd-highspeed; + cap-sdio-irq; + keep-power-in-suspend; + max-frequency =3D <200000000>; + no-mmc; + non-removable; + no-sd; + sd-uhs-sdr104; + wakeup-source; + pinctrl-names =3D "default", "state_uhs", "state_eint"; + pinctrl-0 =3D <&mmc2_default_pins>; + pinctrl-1 =3D <&mmc2_uhs_pins>; + pinctrl-2 =3D <&mmc2_eint_pins>; + interrupt-names =3D "msdc", "sdio_wakeup"; + interrupts-extended =3D <&gic GIC_SPI 136 IRQ_TYPE_LEVEL_HIGH 0>, + <&pio 172 IRQ_TYPE_LEVEL_LOW>; + vmmc-supply =3D <&mt6359_vcn33_2_bt_ldo_reg>; + vqmmc-supply =3D <&mt6359_vcn18_ldo_reg>; + mmc-pwrseq =3D <&wifi_pwrseq>; + status =3D "okay"; +}; + +&mipi_tx_config0 { + status =3D "okay"; +}; + +&mt6359codec { + mediatek,mic-type-0 =3D <1>; + mediatek,mic-type-1 =3D <3>; +}; + +&mt6359_vbbck_ldo_reg { + regulator-always-on; +}; + +&mt6359_vcn18_ldo_reg { + regulator-name =3D "vcn18_pmu"; + regulator-always-on; + regulator-boot-on; +}; + +&mt6359_vcn33_1_bt_ldo_reg { + regulator-name =3D "vcn33_1_pmu"; + regulator-always-on; +}; + +&mt6359_vcn33_2_bt_ldo_reg { + regulator-name =3D "vcn33_2_pmu"; + regulator-min-microvolt =3D <3300000>; + regulator-max-microvolt =3D <3300000>; + regulator-always-on; + regulator-boot-on; +}; + +&mt6359_vcore_buck_reg { + regulator-name =3D "dvdd_proc_l"; + regulator-always-on; +}; + +&mt6359_vemc_1_ldo_reg { + regulator-always-on; +}; + +&mt6359_vgpu11_buck_reg { + regulator-name =3D "dvdd_core"; + regulator-always-on; +}; + +&mt6359_vmodem_buck_reg { + regulator-always-on; +}; + +&mt6359_vpa_buck_reg { + regulator-name =3D "vpa_pmu"; + regulator-always-on; +}; + +&mt6359_vproc2_buck_reg { + /* The name "vgpu" is required by mtk-regulator-coupler */ + regulator-name =3D "vgpu"; + regulator-min-microvolt =3D <550000>; + regulator-max-microvolt =3D <800000>; + regulator-coupled-with =3D <&mt6359_vsram_others_ldo_reg>; + regulator-coupled-max-spread =3D <225000>; +}; + +&mt6359_vs2_buck_reg { + regulator-min-microvolt =3D <1600000>; + regulator-boot-on; +}; + +&mt6359_vpu_buck_reg { + regulator-name =3D "dvdd_adsp"; + regulator-always-on; +}; + +&mt6359_vrf12_ldo_reg { + regulator-name =3D "va12_abb2_pmu"; + regulator-always-on; +}; + +&mt6359_vsram_md_ldo_reg { + regulator-always-on; +}; + +&mt6359_vsram_others_ldo_reg { + /* The name "vsram_gpu" is required by mtk-regulator-coupler */ + regulator-name =3D "vsram_gpu"; + regulator-min-microvolt =3D <750000>; + regulator-max-microvolt =3D <800000>; + regulator-coupled-with =3D <&mt6359_vproc2_buck_reg>; + regulator-coupled-max-spread =3D <225000>; +}; + +&mt6359_vsim1_ldo_reg { + regulator-name =3D "vsim1_pmu"; + regulator-max-microvolt =3D <1800000>; + regulator-enable-ramp-delay =3D <480>; +}; + +&mt6359_vufs_ldo_reg { + regulator-name =3D "vufs18_pmu"; + regulator-always-on; +}; + +&ovl0_in { + remote-endpoint =3D <&vdosys0_ep_main>; +}; + +&pcie { + pinctrl-names =3D "default"; + pinctrl-0 =3D <&pcie_default_pins>; + status =3D "okay"; +}; + +&pciephy { + status =3D "okay"; +}; + +&pmic { + interrupts-extended =3D <&pio 222 IRQ_TYPE_LEVEL_HIGH>; + + keys { + compatible =3D "mediatek,mt6359-keys"; + mediatek,long-press-mode =3D <1>; + power-off-time-sec =3D <0>; + + power-key { + linux,keycodes =3D ; + wakeup-source; + }; + }; +}; + +&postmask0_in { + remote-endpoint =3D <&gamma0_out>; +}; + +&postmask0_out { + remote-endpoint =3D <&dither0_in>; +}; + +&scp_cluster { + status =3D "okay"; +}; + +&scp_c0 { + memory-region =3D <&scp_mem>; + status =3D "okay"; +}; + +&spi0 { + pinctrl-0 =3D <&spi0_pins>; + pinctrl-names =3D "default"; + mediatek,pad-select =3D <0>; + status =3D "okay"; +}; + +&spi1 { + pinctrl-0 =3D <&spi1_pins>; + pinctrl-names =3D "default"; + mediatek,pad-select =3D <0>; + status =3D "okay"; +}; + +&spmi { + #address-cells =3D <2>; + #size-cells =3D <0>; + + mt6315_6: pmic@6 { + compatible =3D "mediatek,mt6315-regulator"; + reg =3D <0x6 SPMI_USID>; + + regulators { + mt6315_6_vbuck1: vbuck1 { + regulator-name =3D "vbuck1"; + regulator-min-microvolt =3D <300000>; + regulator-max-microvolt =3D <1193750>; + regulator-enable-ramp-delay =3D <256>; + regulator-allowed-modes =3D <0 1 2>; + regulator-always-on; + }; + + mt6315_6_vbuck3: vbuck3 { + regulator-name =3D "vbuck3"; + regulator-min-microvolt =3D <300000>; + regulator-max-microvolt =3D <1193750>; + regulator-enable-ramp-delay =3D <256>; + regulator-allowed-modes =3D <0 1 2>; + regulator-always-on; + }; + + mt6315_6_vbuck4: vbuck4 { + regulator-name =3D "vbuck4"; + regulator-min-microvolt =3D <1193750>; + regulator-max-microvolt =3D <1193750>; + regulator-enable-ramp-delay =3D <256>; + regulator-allowed-modes =3D <0 1 2>; + regulator-always-on; + + regulator-state-mem { + regulator-on-in-suspend; + regulator-suspend-microvolt =3D <1193750>; + }; + }; + }; + }; +}; + +&uart0 { + pinctrl-0 =3D <&uart0_pins>; + pinctrl-names =3D "default"; + status =3D "okay"; +}; + +&uart1 { + pinctrl-0 =3D <&uart1_pins>; + pinctrl-names =3D "default"; + status =3D "okay"; +}; + +&uart2 { + pinctrl-0 =3D <&uart2_pins>; + pinctrl-names =3D "default"; + status =3D "okay"; +}; + +&ssusb0 { + dr_mode =3D "otg"; + maximum-speed =3D "high-speed"; + usb-role-switch; + wakeup-source; + vusb33-supply =3D <&mt6359_vusb_ldo_reg>; + pinctrl-0 =3D <&usbotg_pins>; + pinctrl-names =3D "default"; + status =3D "okay"; + + connector { + compatible =3D "usb-c-connector"; + label =3D "USB-C"; + data-role =3D "dual"; + + ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + reg =3D <0>; + hs_ep: endpoint { + remote-endpoint =3D <&usb_hs_ep>; + }; + }; + + port@1 { + reg =3D <1>; + ss_ep: endpoint { + remote-endpoint =3D <&hd3ss3220_in_ep>; + }; + }; + }; + }; + + ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + reg =3D <0>; + usb_hs_ep: endpoint { + remote-endpoint =3D <&hs_ep>; + }; + }; + + port@1 { + reg =3D <1>; + usb_role_switch: endpoint { + remote-endpoint =3D <&hd3ss3220_out_ep>; + }; + }; + }; +}; + +&u2port0 { + status =3D "okay"; +}; + +&u3phy0 { + status =3D "okay"; +}; + +&xhci0 { + vbus-supply =3D <&usb_p0_vbus>; + vusb33-supply =3D <&mt6359_vusb_ldo_reg>; + status =3D "okay"; +}; + +&ssusb1 { + dr_mode =3D "host"; + wakeup-source; + vusb33-supply =3D <&mt6359_vusb_ldo_reg>; + pinctrl-0 =3D <&usb1_pins>; + pinctrl-names =3D "default"; + status =3D "okay"; +}; + +&u2port1 { + status =3D "okay"; +}; + +&u3port1 { + status =3D "okay"; +}; + +&u3phy1 { + status =3D "okay"; +}; + +&xhci1 { + vbus-supply =3D <&usb_p1_vbus>; + vusb33-supply =3D <&mt6359_vusb_ldo_reg>; + status =3D "okay"; +}; + +&ssusb2 { + dr_mode =3D "host"; + maximum-speed =3D "high-speed"; + wakeup-source; + vusb33-supply =3D <&mt6359_vusb_ldo_reg>; + status =3D "okay"; +}; + +&u2port2 { + status =3D "okay"; +}; + +&u3phy2 { + status =3D "okay"; +}; + +&xhci2 { + vbus-supply =3D <&usb_p2_vbus>; + vusb33-supply =3D <&mt6359_vusb_ldo_reg>; + #address-cells =3D <1>; + #size-cells =3D <0>; + status =3D "okay"; + + ethernet@1 { + compatible =3D "usb424,7850"; + reg =3D <1>; + #address-cells =3D <1>; + #size-cells =3D <0>; + + mdio { + #address-cells =3D <1>; + #size-cells =3D <0>; + + ethernet-phy@1 { + reg =3D <1>; + microchip,led-modes =3D < + LAN78XX_LINK_1000_ACTIVITY + LAN78XX_LINK_10_ACTIVITY + LAN78XX_LINK_10_100_ACTIVITY + LAN78XX_LINK_ACTIVITY + >; + }; + }; + }; +}; + +&vdosys0 { + port { + #address-cells =3D <1>; + #size-cells =3D <0>; + + vdosys0_ep_main: endpoint@0 { + reg =3D <0>; + remote-endpoint =3D <&ovl0_in>; + }; + }; +}; + +&watchdog { + pinctrl-names =3D "default"; + pinctrl-0 =3D <&watchdog_pins>; +}; + +&pio { + audio_pins: audio-pins { + pins-aud-pmic { + pinmux =3D ; + }; + + pins-pcm-wifi { + pinmux =3D ; + }; + + pins-i2s { + pinmux =3D ; + }; + }; + + disp_pwm0_pins: disp-pwm0-pins { + pins { + pinmux =3D ; + bias-pull-down; + }; + }; + + dsi0_sn65dsi84_pins: dsi0-sn65dsi84-pins { + pins-irq { + pinmux =3D ; + bias-pull-down; + input-enable; + }; + + pins-enable { + pinmux =3D ; + bias-pull-down; + }; + }; + + eth_default_pins: eth-default-pins { + pins-txd { + pinmux =3D , + , + , + ; + drive-strength =3D <8>; + }; + pins-cc { + pinmux =3D , + , + ; + drive-strength =3D <8>; + }; + pins-rxd { + pinmux =3D , + , + , + , + ; + drive-strength =3D <8>; + bias-pull-up =3D ; + }; + pins-mdio { + pinmux =3D , + ; + drive-strength =3D <8>; + input-enable; + }; + pins-power { + pinmux =3D ; /* GP_EQOS_RESET */ + output-high; + }; + pins-intr { + pinmux =3D ; /* GPIRQ_EQOS_PHY */ + bias-pull-up =3D ; + input-enable; + }; + }; + + eth_sleep_pins: eth-sleep-pins { + pins-txd { + pinmux =3D , + , + , + ; + }; + pins-cc { + pinmux =3D , + , + , + ; + }; + pins-rxd { + pinmux =3D , + , + , + ; + }; + pins-mdio { + pinmux =3D , + ; + input-disable; + bias-disable; + }; + }; + + gpio_keys_pins: gpio-keys-pins { + pins-keys { + pinmux =3D , + , + ; + bias-pull-up; + }; + }; + + hd3ss3220_pins: hd3ss3320-pins { + pins-irq { + pinmux =3D ; + bias-pull-up =3D ; + input-enable; + }; + }; + + hdmi_vreg_pins: hdmi-vreg-pins { + pins-pwr { + pinmux =3D ; + bias-disable; + }; + }; + + hdmi_pins: hdmi-pins { + pins-hotplug { + pinmux =3D ; + bias-pull-down; + }; + + pins-cec { + pinmux =3D ; + bias-disable; + }; + + pins-ddc { + pinmux =3D , + ; + drive-strength =3D <10>; + }; + }; + + i2c0_pins: i2c0-pins { + pins-bus { + pinmux =3D , + ; + bias-pull-up =3D ; + drive-strength-microamp =3D <1000>; + }; + }; + + i2c0_mux_pins: i2c0-mux-pins { + pins-reset { + pinmux =3D ; + bias-pull-up; + }; + }; + + i2c1_pins: i2c1-pins { + pins-bus { + pinmux =3D , + ; + bias-pull-up =3D ; + drive-strength-microamp =3D <1000>; + }; + }; + + i2c2_pins: i2c2-pins { + pins-bus { + pinmux =3D , + ; + bias-pull-up =3D ; + drive-strength-microamp =3D <1000>; + }; + }; + + i2c3_pins: i2c3-pins { + pins-bus { + pinmux =3D , + ; + bias-pull-up =3D ; + drive-strength-microamp =3D <1000>; + }; + }; + + i2c4_pins: i2c4-pins { + pins-bus { + pinmux =3D , + ; + bias-pull-up =3D ; + drive-strength-microamp =3D <1000>; + }; + }; + + i2c_mux_smarc_lcd_pins: i2c-mux-smarc-lcd-pins { + pins-reset { + pinmux =3D ; + bias-pull-down; + }; + }; + + mmc0_default_pins: mmc0-default-pins { + pins-cmd-dat { + pinmux =3D , + , + , + , + , + , + , + , + ; + input-enable; + drive-strength =3D <6>; + bias-pull-up =3D ; + }; + + pins-clk { + pinmux =3D ; + drive-strength =3D <6>; + bias-pull-down =3D ; + }; + + pins-rst { + pinmux =3D ; + drive-strength =3D <6>; + bias-pull-up =3D ; + }; + }; + + mmc0_uhs_pins: mmc0-uhs-pins { + pins-cmd-dat { + pinmux =3D , + , + , + , + , + , + , + , + ; + input-enable; + drive-strength =3D <8>; + bias-pull-up =3D ; + }; + + pins-clk { + pinmux =3D ; + drive-strength =3D <8>; + bias-pull-down =3D ; + }; + + pins-ds { + pinmux =3D ; + drive-strength =3D <8>; + bias-pull-down =3D ; + }; + + pins-rst { + pinmux =3D ; + drive-strength =3D <8>; + bias-pull-up =3D ; + }; + }; + + mmc1_default_pins: mmc1-default-pins { + pins-cmd-dat { + pinmux =3D , + , + , + , + ; + input-enable; + drive-strength =3D <6>; + bias-pull-up =3D ; + }; + + pins-pwr { + pinmux =3D ; + bias-pull-down; + }; + + pins-pullup { + pinmux =3D ; + bias-pull-up; + }; + + pins-clk { + pinmux =3D ; + drive-strength =3D <6>; + bias-pull-down =3D ; + }; + + pins-insert { + pinmux =3D ; + bias-pull-up; + }; + }; + + mmc1_uhs_pins: mmc1-uhs-pins { + pins-cmd-dat { + pinmux =3D , + , + , + , + ; + input-enable; + drive-strength =3D <6>; + bias-pull-up =3D ; + }; + + pins-clk { + pinmux =3D ; + drive-strength =3D <6>; + bias-pull-down =3D ; + }; + }; + + mmc2_default_pins: mmc2-default-pins { + pins-clk { + pinmux =3D ; + drive-strength =3D <4>; + bias-pull-down =3D ; + }; + + pins-cmd-dat { + pinmux =3D , + , + , + , + ; + input-enable; + drive-strength =3D <6>; + bias-pull-up =3D ; + }; + }; + + mmc2_uhs_pins: mmc2-uhs-pins { + pins-clk { + pinmux =3D ; + drive-strength =3D <4>; + bias-pull-down =3D ; + }; + + pins-cmd-dat { + pinmux =3D , + , + , + , + ; + input-enable; + drive-strength =3D <6>; + bias-pull-up =3D ; + }; + }; + + mmc2_eint_pins: mmc2-eint-pins { + pins-dat1 { + pinmux =3D ; + input-enable; + bias-pull-up =3D ; + }; + }; + + rv3028_pins: rv3028-pins { + pins-irq { + pinmux =3D ; + bias-pull-up =3D ; + input-enable; + }; + }; + + spi0_pins: spi0-pins { + pins-spi { + pinmux =3D , + , + , + ; + bias-disable; + }; + }; + + spi1_pins: spi1-pins { + pins-spi { + pinmux =3D , + , + , + ; + bias-disable; + }; + }; + + pcie_default_pins: pcie-default-pins { + pins { + pinmux =3D , + , + ; + bias-pull-up; + }; + }; + + ts_dsi0_goodix_pins: ts-dsi0-goodix-pins { + pins-irq { + pinmux =3D ; + bias-pull-up =3D ; + input-enable; + }; + + pins-reset { + pinmux =3D ; + bias-pull-down; + }; + }; + + uart0_pins: uart0-pins { + pins { + pinmux =3D , + ; + bias-pull-up; + }; + }; + + uart1_pins: uart1-pins { + pins { + pinmux =3D , + ; + bias-pull-up; + }; + }; + + uart2_pins: uart2-pins { + pins { + pinmux =3D , + ; + bias-pull-up; + }; + }; + + usbotg_pins: usbotg-pins { + pins-iddig { + pinmux =3D ; + input-enable; + bias-pull-up; + }; + + pins-valid { + pinmux =3D ; + input-enable; + }; + + pins-vbus { + pinmux =3D ; + output-high; + }; + }; + + usb1_hub_pins: usb1-hub-pins { + pins { + pinmux =3D ; + output-low; + }; + }; + + usb1_pins: usb1-pins { + pins { + pinmux =3D ; + input-enable; + }; + }; + + usb2_eth_pins: usb2-eth-pins { + pins { + pinmux =3D ; + output-low; + }; + }; + + wifi_pwrseq_pins: wifi-pwrseq-pins { + pins { + pinmux =3D ; + output-low; + }; + }; + + watchdog_pins: watchdog-pins { + pins { + pinmux =3D ; + bias-pull-up; + }; + }; +}; --=20 2.43.0 From nobody Fri Dec 19 19:23:33 2025 Received: from mail-wr1-f51.google.com (mail-wr1-f51.google.com [209.85.221.51]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id F1C482C11E5 for ; Wed, 3 Dec 2025 21:21:20 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.51 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1764796883; cv=none; b=aTqukjaDNuPe7pgzMXbImvvvDiCLYCkrcPT7Cq4g1A6vjrzArkTemu7d0+e2XLv0s5ubkJFNz7T6JKpHo0yZ+4eQePW1xuPlpO4+LFnwXjzSwMv4Ped4Q2HrzmN0qxOp9nZhzJaWt6aOSfIuj3V3O2SxuzsxkMiXHEooAobrFS8= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1764796883; c=relaxed/simple; bh=1kcy4covU8RAPnEUqKANcyZxULd507eUO8g6XjGH2V4=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=Zh9kIBrk+ZRiRVbUOWp50mw6kX9uMtrhei6Frj72TMkvrfH0Yd5gKzyzUa+Sjm+7gVNPHCDOgdtJ1x9XJzLpP2KORn+4H2tHhj5A9fy43bGpzwEjfSc7ejFvWt3U1Deu2PpJDEPWYPmd4ihBncebHrTiHD6bWjtl18KJ4Ngm6JE= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=AdMvkmh4; arc=none smtp.client-ip=209.85.221.51 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="AdMvkmh4" Received: by mail-wr1-f51.google.com with SMTP id ffacd0b85a97d-42e2ba54a6fso133866f8f.3 for ; Wed, 03 Dec 2025 13:21:20 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1764796879; x=1765401679; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=QQYJPvwvgRgQ+uacXhfRNgoaW5IOSiziugCJWe/WiO0=; b=AdMvkmh4F7EwY8dgW3Uc96T69ZC2x/oA4ACZ7S8s7FVbI7nB3PpZ5+y4aosWNVhMos MElYM32FmaxeLHLTIDnBmnnuZdNKZWvfNDV8N73ztpPqB3jRedTGwNZi2p3TN1Kemg7f ey6WVj7DbKM8K25PeKHafSLH2SAQJgUrllDirrU6WuH3hwQh6qbJD1GsoInbNs6Pilou 0Ws76hH5XCD6bIE6eaxHUi53AcjEFHivjt+E8+dV+nuVaNp2Iof2OoXWfWd77zqz+mxz WnqxIiQYfiHpXju2OnYP0WoMpbx4pZMxthBcrAB9Er/oTtRlNkpydPuAKGSzlfNHocMN rkGw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1764796879; x=1765401679; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=QQYJPvwvgRgQ+uacXhfRNgoaW5IOSiziugCJWe/WiO0=; b=Jq0FN5Dbov8owEGx3vNmZFLEcPsW1Rg9L08IibQwevRZspylfvZo46BS7XdyQhVfDI Lusy2Lkw0u4vd1cXzv4Z7juglMsek+YpxlgmGamBS76LdJ6TpaKYZFlq0+IqtYejfAYZ VKLbr8gqxl80b7r2DHSU0gcNq4+DZOevoG6+N9zTeADdCrfQx8THumCsIP2aq5Cr6lLa G4FPg7HM7gg4jqQ1DZaHAB6/U8OtPyI2sMl+G2RrVkUQ7uHvHarJjzMyflL/Frur6Ps5 NOsGEs0sDO7uSTxPybQvVwtRzxb6lU2H0JLIreEnYtXS3ydDvTn4tp5bXsnYJUTB5mgw Suwg== X-Forwarded-Encrypted: i=1; AJvYcCVBFAo0GmucDQvUgg8EAIJjrbyQw8PZ0fH/ZqmvuQrhFWGDIMiCuINu/UjYDY7GUrma+K7LxanM9xTBPbA=@vger.kernel.org X-Gm-Message-State: AOJu0YzEgFuf6+2LxM6qk3N4hZ3LPLRY7iJ4vFq7bKxJGFSLSa/hDRjG TJb1SltmSsn6qhqgJlamdRw/IO32605rY13j1yEAg+TRCijdFW9KBSei X-Gm-Gg: ASbGnct8dkYSxOdn2eEF6qnj3JJXMXHnMvVIX7z8y0Akpmo1vwHrBPxaRKnVOc8fkgL u8wFDf8MHWde9NSQ0L7EZxmSXtCUt8HWXlt0VxP35qO9YHcIcYTz8+hZSf6mLgxz+mIOWKXcFoR P7Ppls2JEfQb5CNtwzX4M1CFTPvZY55XkpOA4rXO7LAd0c/+PYOsfyZ2FWGtDoKpXpuM2sSCXgt RRN6DpnyPF/GrRzz7U2woABR3x5mMuw3je2CjaBFxSYZWN0N6p63kefZooqHVNPI2ZdVObsDBLP sS9gciaZN2jnTeMO1f52Ok66hvYX9fIOovXIJUm/5urJ1yhV6RG4Gsb6mwgvbfiGOObNeX/87fs gnOhmBHFpj3Ii0pvLmU7PmwBuDj3GFWVgbStuo3wDyeVsZREYf8HHXmSd183GMAjcLEL6ujrRPO dHZDCMuE+61KLy5W9g5cLau6T3Tg== X-Google-Smtp-Source: AGHT+IE7S1JA9mBaFmTuoYgRyXZzK5/6ZUPVSz3qyQ9WBh4nTi0eMribDRvh3NSIjTNQKMCIakZKfw== X-Received: by 2002:a05:6000:2013:b0:426:eef2:fa86 with SMTP id ffacd0b85a97d-42f73173ff9mr3865087f8f.11.1764796879215; Wed, 03 Dec 2025 13:21:19 -0800 (PST) Received: from [127.0.1.1] ([2001:861:3201:3d10:2034:6883:1f40:e708]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-42e1c5c3c81sm41648667f8f.3.2025.12.03.13.21.18 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 03 Dec 2025 13:21:18 -0800 (PST) From: Gary Bisson Date: Wed, 03 Dec 2025 22:20:41 +0100 Subject: [PATCH v5 5/5] arm64: dts: mediatek: add device tree for Tungsten 700 board Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20251203-review-v5-5-b26d5512c6af@gmail.com> References: <20251203-review-v5-0-b26d5512c6af@gmail.com> In-Reply-To: <20251203-review-v5-0-b26d5512c6af@gmail.com> To: Rob Herring , Krzysztof Kozlowski , Conor Dooley , Matthias Brugger , AngeloGioacchino Del Regno , Sean Wang Cc: devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-mediatek@lists.infradead.org, Gary Bisson X-Mailer: b4 0.13.0 X-Developer-Signature: v=1; a=ed25519-sha256; t=1764796869; l=2426; i=bisson.gary@gmail.com; s=20251201; h=from:subject:message-id; bh=1kcy4covU8RAPnEUqKANcyZxULd507eUO8g6XjGH2V4=; b=x6qWatvga+4olc5mMNH0ZKHSQe2NkVNuVbPQLbPiuTQp2oQU82LdSiLe5bnZTMnhxoE9PXKvV 1C3xuN9dI/KD9v3v/tJI4UKY/rU6rLavJ7RB4Vdot1scC/N1MBj0J+v X-Developer-Key: i=bisson.gary@gmail.com; a=ed25519; pk=eaOrLwovHUZBMoLbrx+L1ppj+AH+TfgxkVhIEyrhkeE= Add device tree to support Ezurio Tungsten 700 (MT8390) SMARC SOM [1] + Universal SMARC carrier board [2]. It includes support for the MIPI-DSI BD070LIC3 display which uses the Tianma TM070JDHG30 panel + TI SN65DSI84 MIPI-DSI to LVDS bridge [3]. [1] https://www.ezurio.com/product/tungsten700-smarc [2] https://www.ezurio.com/system-on-module/accessories/universal-smarc-car= rier [3] https://www.ezurio.com/product/bd070lic3-7-touchscreen-display Reviewed-by: AngeloGioacchino Del Regno Signed-off-by: Gary Bisson --- Changes in v2: - None Changed in v3: - None Changed in v4: - None Changed in v5: - Updated dtsi name to remove wildcard --- arch/arm64/boot/dts/mediatek/Makefile | 1 + .../boot/dts/mediatek/mt8390-tungsten-smarc.dts | 22 ++++++++++++++++++= ++++ 2 files changed, 23 insertions(+) diff --git a/arch/arm64/boot/dts/mediatek/Makefile b/arch/arm64/boot/dts/me= diatek/Makefile index 30d169a31b10..85f338344dd3 100644 --- a/arch/arm64/boot/dts/mediatek/Makefile +++ b/arch/arm64/boot/dts/mediatek/Makefile @@ -102,6 +102,7 @@ dtb-$(CONFIG_ARCH_MEDIATEK) +=3D mt8370-genio-510-evk.d= tb dtb-$(CONFIG_ARCH_MEDIATEK) +=3D mt8370-tungsten-smarc.dtb dtb-$(CONFIG_ARCH_MEDIATEK) +=3D mt8395-genio-1200-evk.dtb dtb-$(CONFIG_ARCH_MEDIATEK) +=3D mt8390-genio-700-evk.dtb +dtb-$(CONFIG_ARCH_MEDIATEK) +=3D mt8390-tungsten-smarc.dtb dtb-$(CONFIG_ARCH_MEDIATEK) +=3D mt8395-kontron-3-5-sbc-i1200.dtb dtb-$(CONFIG_ARCH_MEDIATEK) +=3D mt8395-radxa-nio-12l.dtb dtb-$(CONFIG_ARCH_MEDIATEK) +=3D mt8395-radxa-nio-12l-8-hd-panel.dtbo diff --git a/arch/arm64/boot/dts/mediatek/mt8390-tungsten-smarc.dts b/arch/= arm64/boot/dts/mediatek/mt8390-tungsten-smarc.dts new file mode 100644 index 000000000000..7580f9e2f20d --- /dev/null +++ b/arch/arm64/boot/dts/mediatek/mt8390-tungsten-smarc.dts @@ -0,0 +1,22 @@ +// SPDX-License-Identifier: (GPL-2.0 OR MIT) +/* + * Copyright (C) 2025 Ezurio LLC + * Author: Gary Bisson + */ +/dts-v1/; +#include "mt8188.dtsi" +#include "mt8390-tungsten-smarc.dtsi" + +/ { + model =3D "Ezurio Tungsten700 SMARC (MT8390)"; + compatible =3D "ezurio,mt8390-tungsten-smarc", "mediatek,mt8390", + "mediatek,mt8188"; +}; + +&cpu4 { + cpu-supply =3D <&mt6359_vcore_buck_reg>; +}; + +&cpu5 { + cpu-supply =3D <&mt6359_vcore_buck_reg>; +}; --=20 2.43.0