From nobody Mon Dec 1 21:31:20 2025 Received: from mail-wr1-f49.google.com (mail-wr1-f49.google.com [209.85.221.49]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id B4D5D303A08 for ; Mon, 1 Dec 2025 10:23:35 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.49 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1764584617; cv=none; b=KCiFPEtJAwI4hIvwu5v/9r31ds5MR+8rlyK4CKmD1823jjhZXqjnGcgUadRzc1f7zgfnR/4O5THpLLC2EjuQKUXQmNHsbKA99pxcvRwKnckZeQdAkShCI2aOKBaSqFXjPZaBwz7NbXEyDNyD5TGXwfrHfjt+mjvBx/BaDYuzXVs= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1764584617; c=relaxed/simple; bh=sBILIkJb6G+DOCCDeAbWnW+wLLUhfq8ymrsck8EV9Jo=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=NptYu9U3mxegoMWZUrgOki/m70W6VW6TdZ/UG/qRDFeRqVNC8KuWtp+Kyc+jeinjl87vHg81cNxE7s5LXU9UKk9nYSp+tADsYxhXrd8sOvXJtuBRZvxzmlG049j7d2nXgJpchFC4rkjUGVhqNYy0YQ9I2kvL7kMl0LmxbsV7Tq4= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=ZDgYS17B; arc=none smtp.client-ip=209.85.221.49 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="ZDgYS17B" Received: by mail-wr1-f49.google.com with SMTP id ffacd0b85a97d-42e2b80ab25so715250f8f.1 for ; Mon, 01 Dec 2025 02:23:35 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1764584614; x=1765189414; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=o4a79qbAhHSz0GVRGOuPPFX29zZ9ssNqofDb2WClFfw=; b=ZDgYS17BNpOgOwczRpPfywKMhgC602AH6ogbyOpd+KNTAxTSLkI94OfXa+ZgMMQMBo 2TTL0EL5uuAmHUDtZ9gDjrONk1lhyDRrtuUfgdtuiGxxrtEJ0eXPvJYPLmdqV36d0PRL pdLAUBgOULvFvogxMayIYT70dpagjoGTIQ5eRhfoHvtS3MDjtldJBM3QkQVRd21Mdw05 BhgZQ/8hPyPvyoRMjHAo4eG02grZkpEt66TqEfY+8xeFUm7F4QK/dT8CHkl8MlUIyth6 ilqDjIdqVBM096pzMQnBSBF1Y3e4lWVaMVRoVghQ0yuc27+O8LaBVqHh3LpA78zZZVc7 9mRA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1764584614; x=1765189414; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=o4a79qbAhHSz0GVRGOuPPFX29zZ9ssNqofDb2WClFfw=; b=pyRlGpYtCwqEaA+h3ci2pwICJ7JD3DJaSX2XstUCqvp2vJu/LmtRJwRbbRo7qQDOpK uKryxIC8xw6ZVnnCVbV6xPhebPSU660pHIpAZxhOPv9gvybVLec3t/hPPGtKtoaOy44h CASpLXgkMeZe175Xh2RERIpaynmadGW/8QP8G7ntDRNwchSnik6XT5ZAS8RGhiEqQ2rF IYFdr/rY3+hzZbXiYlCARXCoTapsvhL3aN1nllLl9RdE0cYcKwGPzPTp+sYA0ID96b9g D/B/4AOs7kZLDer15WV27SpYxSSclgWASB2L56KsTNKz+7pcI0bLwDvr3JA4cV0qVBf4 Y/IQ== X-Forwarded-Encrypted: i=1; AJvYcCXpgJwJJeLjnTCjMZ8RKsikLv/93P3ZxTprs5vAJhW7tDg67hRRu65DS51aLFW9rEO3xdzjaF+zX91L23E=@vger.kernel.org X-Gm-Message-State: AOJu0YwMSjHySaF71q9VY8u0VL2hr5XWWmsreeDN66n2oYsNnIpOGRy4 JkGeUQRQ+9N0FrKoXZ03ihUBxbT5Ef+a2X8HVkFxY/JoN/LlaU0yABHC X-Gm-Gg: ASbGncsUpDyT3CoUFYaO1Zny281VmTq6MNMchgYTGA+9dO+n5omz35W1E66zGoxuBqE r2M941/wI7W8WKhIaJdrEBlH1E29eo57eX1rwPSsyr+Om9B0QCKS1NGuqJPxwWmJFknUD4eCDSY bPl+Ptwu0yxSI7QRQbcfguExtNmPkBhC8n/zfEhEOfsRUrQfoLyeCxMANK8PhV88yqqYRoy/DSp 6abc/m/JdXqSx/3q9oAY45HyZiNLjzeHF5pEFLONwB+J0jF4ppbAYmUvd16xoCAlVv1+uIKJcS2 2Eh3kCLW3fyYQgXEE1mNEh2JVQAl0zh1miamDCL6iYaYyfmEslBZiG5ztLW3jGl28XlS6Bd048i 5o/HM73ho8MRHxzxBMNV80i6194Tz+5w6WB0yrcyT+2pytlz+YGWq0wztmxj7b85lWsa0JsCm6X ReXgvNu28BuDCM34WKUOLplfmSKA== X-Google-Smtp-Source: AGHT+IEvoJmHWGBhQjM5psKaj7CFsvFQ9IZtp2KXdt++ZNs4WoTdza7+ouoOPLPDIL9YaHNygYGdtA== X-Received: by 2002:a5d:64e6:0:b0:42b:3131:5437 with SMTP id ffacd0b85a97d-42cc1d2e213mr40229023f8f.34.1764584613796; Mon, 01 Dec 2025 02:23:33 -0800 (PST) Received: from [127.0.1.1] ([2001:861:3201:3d10:4ab6:6efe:9b65:a6af]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-42e1c5c3c8csm29466439f8f.2.2025.12.01.02.23.33 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 01 Dec 2025 02:23:33 -0800 (PST) From: Gary Bisson Date: Mon, 01 Dec 2025 11:23:15 +0100 Subject: [PATCH v2 1/4] dt-bindings: vendor-prefixes: Add Ezurio LLC Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20251201-review-v2-1-dc2df44eec7e@gmail.com> References: <20251201-review-v2-0-dc2df44eec7e@gmail.com> In-Reply-To: <20251201-review-v2-0-dc2df44eec7e@gmail.com> To: Rob Herring , Krzysztof Kozlowski , Conor Dooley , Matthias Brugger , AngeloGioacchino Del Regno , Sean Wang Cc: devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-mediatek@lists.infradead.org, Gary Bisson X-Mailer: b4 0.13.0 X-Developer-Signature: v=1; a=ed25519-sha256; t=1764584612; l=810; i=bisson.gary@gmail.com; s=20251201; h=from:subject:message-id; bh=sBILIkJb6G+DOCCDeAbWnW+wLLUhfq8ymrsck8EV9Jo=; b=N/TCEjh7vDWCZR+tSZvOuJvefgjFJU8DubFOCGtYvMnX0LIupKiqkZKFQFM2O6F2iHf8ZY85J fheYbSvw0rfClXGV/sNSTTcBPpI5Jl0CH2cQE49gVhdvAQ1wIdsgNni X-Developer-Key: i=bisson.gary@gmail.com; a=ed25519; pk=eaOrLwovHUZBMoLbrx+L1ppj+AH+TfgxkVhIEyrhkeE= Ezurio is the new name of Laird Connectivity after it acquired Boundary Devices. Signed-off-by: Gary Bisson --- Documentation/devicetree/bindings/vendor-prefixes.yaml | 2 ++ 1 file changed, 2 insertions(+) diff --git a/Documentation/devicetree/bindings/vendor-prefixes.yaml b/Docum= entation/devicetree/bindings/vendor-prefixes.yaml index f1d1882009ba..e76e6c5be726 100644 --- a/Documentation/devicetree/bindings/vendor-prefixes.yaml +++ b/Documentation/devicetree/bindings/vendor-prefixes.yaml @@ -547,6 +547,8 @@ patternProperties: description: Exegin Technologies Limited "^ezchip,.*": description: EZchip Semiconductor + "^ezurio,.*": + description: Ezurio LLC "^facebook,.*": description: Facebook "^fairchild,.*": --=20 2.43.0 From nobody Mon Dec 1 21:31:20 2025 Received: from mail-wm1-f50.google.com (mail-wm1-f50.google.com [209.85.128.50]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 7607F302CD1 for ; Mon, 1 Dec 2025 10:23:36 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.50 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1764584618; cv=none; b=VeuFAXD+qIdKkgpVNROZ2ICWJELH8fRcYoOIUHtiZKF1/oN5AcqsSx+QMMvePGs/i1WmCVJtPD5fACwrF0ybdSh8W8/w42LDgz7uTnrb1fM2OpaJ+3fjmfxfY503Gpeoz93kd1441ssMUanL98Z14Sojn+IHZEs7KPPfTVX/NVQ= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1764584618; c=relaxed/simple; bh=xFX5YgQIiA3apISM9uVyuqH8avDy/oWY29ZCIQmyCTc=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=chR5erujP1IdquAc9G7nNkMtA1vwv6aMCxOPuJ3C8pGWDSBgGUZZEALf1pxedXCBaVVWKOa0ytBo/4xEGZs1FdP2jiicErv8wkdZVzb/YQ55Ad2DOB4BXShFjER8lbjbilW1xDg8P9Ntzo0SNoaYn3pqGQL+TzlUsU4AAb6ZGnU= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=NqlIMNDp; arc=none smtp.client-ip=209.85.128.50 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="NqlIMNDp" Received: by mail-wm1-f50.google.com with SMTP id 5b1f17b1804b1-47774d3536dso31884865e9.0 for ; Mon, 01 Dec 2025 02:23:36 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1764584615; x=1765189415; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=/rBKIjSzAwbk7FH1fuZrbrBv4iYOLXu9AA0angIhb2c=; b=NqlIMNDpV5ePjB4R/7ZSlUHICDpjX2vCbo2KPnWmU8s8JoC1TELMnVrX6um5mLw3kc 2LiyVeFFKKZdgGqCFBiVIahgx5sutlde5HzCbU5v6lodMY0xNpi8wSyDG4rgowYFb8V5 D8+a//8tHEy+LllEEMazeLEYTKugNkJeKiIDNQdeyWrFjntoyPwcQkzo21iZEtst6Zm6 HhbTRxXvBI9fG/BlZNuxEgjrJOjrIrORLsH/WPUWbusl6T2nAtDHlghpzwd+qKc9BaNb hzXhzPiSz+M2V8uUZakjVT5Me0xQXaWflYSXTdfZE9Dj7niNSPn/P6q/x/VLuHUYgbRQ iw/w== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1764584615; x=1765189415; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=/rBKIjSzAwbk7FH1fuZrbrBv4iYOLXu9AA0angIhb2c=; b=xNuJtPUIYco9/xjYSh6QYvFPpJwlLDZHmEkQ2tcTDtbUdhJBFs97bVTF/g0b8ZP2gG Miitav3vzM6E9Rf5ECDR/mFHoq2meJ5DV03Qi4BiSwVfvdB9QHsEnjJt8OsYAQRWe1z6 ag7ubncTsEyIWUkZ04sJ/KBFdidYZnvZT/Rz+w7oyDihSVXK5ZM/3VnXD/S9b37za5aU BXef4XUxumSIxN3bSAxW6g5yDdHZx3QKwofQVh+OgWWHrA3rpr6dhNMW6C2opJnVM08n 5/FQOQnlBsihYSJi6IyX4rpqP8187xCGbucri+bANcXum4fpWvp9GlEEbg8/U5HLdXEj zKOA== X-Forwarded-Encrypted: i=1; AJvYcCWjn3Ybxchx3wQev0v0Z8JZ5LygUi5CeviwOK1Vm+s4P4CX2bDSZKGAH0VA1k3/UlzdumWt4FA/5d1Dgfg=@vger.kernel.org X-Gm-Message-State: AOJu0Yy1lE0Tewduvr7NKGY5y3QY6RO4+5lx+LLHNJuBbTrP25QQ8MRz L+csHArO+H+o/HGozzDuKqtOG7GAKBM4bWVBJ2Kgv1Cp4IV828FlOTj0 X-Gm-Gg: ASbGnctHPh+rIsgeCp1AQ4vhmUtve9xil4C9y1Xjv4GlR5KjD42O3q38c/0mc9Yv2Qz Z2tk5wq/VnMXuwf0OR9rJ/LNy7NFbWozVuCq3lGoTaGdcW3A5kJcuRQ1QpB4JmOgL21kTXJS9aF nL4Gj3dzlB8ENhIiLN2Isy+3NMt+yrNIZjIkYR0PXaARSS0kL0gBh8kQKB4dZEZwnrmaYRKDCNX DkAoJMuSb9HU0j4xYl4PRUR1ftegT+0fXkDCTZbOkmm/fjYRsA7mUVzz9FR121+pQ4FcWRgPk9K /miiny7DHu4JLVjYOrfuNTikLMRQUvZDJ4sT6LmEhImNfyUUgBX4KJ1WdoYudiJSEs//fj6Tvmi yIgCocUdr1MqgIqkaWmwpj5ImqIpWoVNIeL1tOYnuHQ2MEy498MUVmW+gbU/qMtsTaLTkJ2SA+w eMnmjb9di+ZQFCjSo3Ah5MkRuRrg== X-Google-Smtp-Source: AGHT+IFAwJxBI469N7L9CqPS5vNwebnCpoilxRn/5gXB2dFYAtif9suU451xCgzkE/Q6bFDKsWWdtA== X-Received: by 2002:a05:600c:5952:b0:477:3fcf:368c with SMTP id 5b1f17b1804b1-477b9ee4fbfmr302253395e9.9.1764584614500; Mon, 01 Dec 2025 02:23:34 -0800 (PST) Received: from [127.0.1.1] ([2001:861:3201:3d10:4ab6:6efe:9b65:a6af]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-42e1c5c3c8csm29466439f8f.2.2025.12.01.02.23.33 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 01 Dec 2025 02:23:34 -0800 (PST) From: Gary Bisson Date: Mon, 01 Dec 2025 11:23:16 +0100 Subject: [PATCH v2 2/4] dt-bindings: arm: mediatek: Add Ezurio Tungsten entries Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20251201-review-v2-2-dc2df44eec7e@gmail.com> References: <20251201-review-v2-0-dc2df44eec7e@gmail.com> In-Reply-To: <20251201-review-v2-0-dc2df44eec7e@gmail.com> To: Rob Herring , Krzysztof Kozlowski , Conor Dooley , Matthias Brugger , AngeloGioacchino Del Regno , Sean Wang Cc: devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-mediatek@lists.infradead.org, Gary Bisson X-Mailer: b4 0.13.0 X-Developer-Signature: v=1; a=ed25519-sha256; t=1764584612; l=1305; i=bisson.gary@gmail.com; s=20251201; h=from:subject:message-id; bh=xFX5YgQIiA3apISM9uVyuqH8avDy/oWY29ZCIQmyCTc=; b=p/W1wp7YQyzzW+UcST+cXTXhp1K5/zznvhV9cPYVl6t4+RrDx/duXQb+41zcP/qryk570Nmqi IQcmlqNpFm/BUR/uG+UqUQsgS1sG9MZDYeQtxzZgt1obzSaqVB3do3h X-Developer-Key: i=bisson.gary@gmail.com; a=ed25519; pk=eaOrLwovHUZBMoLbrx+L1ppj+AH+TfgxkVhIEyrhkeE= Add device tree bindings support for the Ezurio Tungsten 510 (MT8370) SMARC [1] / Ezurio Tungsten 700 (MT8390) SMARC [2] + Universal SMARC carrier board [3]. [1] https://www.ezurio.com/product/tungsten510-smarc [2] https://www.ezurio.com/product/tungsten700-smarc [3] https://www.ezurio.com/system-on-module/accessories/universal-smarc-car= rier Signed-off-by: Gary Bisson --- Documentation/devicetree/bindings/arm/mediatek.yaml | 2 ++ 1 file changed, 2 insertions(+) diff --git a/Documentation/devicetree/bindings/arm/mediatek.yaml b/Document= ation/devicetree/bindings/arm/mediatek.yaml index f04277873694..cffb0f6ac690 100644 --- a/Documentation/devicetree/bindings/arm/mediatek.yaml +++ b/Documentation/devicetree/bindings/arm/mediatek.yaml @@ -431,12 +431,14 @@ properties: - const: mediatek,mt8365 - items: - enum: + - ezurio,mt8370-tungsten-smarc - grinn,genio-510-sbc - mediatek,mt8370-evk - const: mediatek,mt8370 - const: mediatek,mt8188 - items: - enum: + - ezurio,mt8390-tungsten-smarc - grinn,genio-700-sbc - mediatek,mt8390-evk - const: mediatek,mt8390 --=20 2.43.0 From nobody Mon Dec 1 21:31:20 2025 Received: from mail-wr1-f49.google.com (mail-wr1-f49.google.com [209.85.221.49]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 3326E303A2A for ; Mon, 1 Dec 2025 10:23:37 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.49 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1764584620; cv=none; b=CW7pZ2xn+6EsjCzlg+W0fAEktlnEDQ2aUMbPfEDU8jp3Yu+ZWYuxXcPxoc6Uie5BHlF1rHWlmrEhbbOnocVE6z56pNmc/di6E4tjYS/teluduceG4ZRDNwK0VnXp2eifxPrMzCql7ggCuVbdpMvOioF5Db3ZLR/g1In82X8U2EU= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1764584620; c=relaxed/simple; bh=lMSnNLdieIhP8F9ng1+oXYf/K8ACMjENQ2Wp25uevLI=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=HQhT/kA0S5k5hS6I91AY1iCAGFmAi8KGU2mj6zRSPWCnSa+9WIzSn8406fDKVqdjmXO8EV00ZH1PARJCvWgNWYXExHkkkXY/i28VTFK+x2uUkeJPe3cfZX99DRUtwEKvvvJCOmRIkWUcVt+yao8UigArrg1jnUeWPZOT+xfZd1Y= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=dMaGJGBF; arc=none smtp.client-ip=209.85.221.49 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="dMaGJGBF" Received: by mail-wr1-f49.google.com with SMTP id ffacd0b85a97d-42e2e2eccd2so858704f8f.1 for ; Mon, 01 Dec 2025 02:23:37 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1764584615; x=1765189415; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=K/2b6JPJtQ3KT/PonVlpg9Dd3RvRNZspsejnAAiIFsk=; b=dMaGJGBFmK7kMC/s6DFBBTGZCkgDAkpihAakPshBW+lTKNLMqM43IY8FlmVYPEKAga 2mjJQd+QvT+2tsnSR0VVhwDu37jHHd8lrsjnFWgfTUGM/WPNpjxClAtN2hzpmJPQ0OHu b+0RcwhuO1Mbyp0P/1SeFhy2Xp7gD5QiHRyy30GRCXgnTeyt9YF9pRZId5TLZ9czpUsS DzKN6gVpbkJ/CI57fOStIX8Yh2+thFbGvZScYPiRSg63CrNcPry66v5mu504g55NH7F7 VXwlhLU7iTm0aacbuqsv8buq0Pz8xesGndc1t3rffnEnExppe7OzeoNZWUFtbUqkNSf0 9KZA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1764584615; x=1765189415; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=K/2b6JPJtQ3KT/PonVlpg9Dd3RvRNZspsejnAAiIFsk=; b=LxWAN2vEhp51jmjmhc6ZIjxO7QX+e5yvrCoF+H/xGFKHGX7e52mYyEBa+rQDcJTCD7 vBreKBSUFiWGB4tCj+UenWfyUriTYCkO+mFj501taEaaQ9kG9kWTmq2QZS6Ap1NPklnq ve5oiQBTa+RDxXykGrJv4Ey7GIJaHAcl5jvhedXl+UVSznxDt3xGh1MQWWZtfNngqkiy cZ69gadj6cnNvQG24NX7I1vxyOV0iQV6buSfY6IklFKVCTCgDp8bn0xK1g8gAf6tkpUU bQfabG81r8MaZ12n2Sm4UW1U+EwwY99eUT15tanyf9qr4kEFMMss4FvYz09Lwzkq3G5s ywxg== X-Forwarded-Encrypted: i=1; AJvYcCVM/f7gDiJnTqw5vFjl5BernqEmll01rxWxi3245q0y3eVlx8Y4btpL8ZsbqeRNWtJh4TAINQfTNWfZlsY=@vger.kernel.org X-Gm-Message-State: AOJu0Yx1E4lC2AP0/S2U3A1A4zP81vff4OHO93rmy92Y87Z4GNpoYayT Stt9GBCdLE0/klJjL964JA2xicfGD7z9iIZZXp0CrLY6GIwTl5WeowsF X-Gm-Gg: ASbGncvmcgLcIBR1ofC+Qblsnea/Au+3b3AZCiYgd14TsK4JiIg6qkn0lSyPdWwFPQL zN3gocWXco60xlkyWcTzxBsw7h6pVT1Wr5yYucGsLXBzwCrz5xJ+MKl9dAjgrHPQmYJW6adCQQJ Ox+yjENkEpNtVRuVa9nVEpCDySsX5an9D1nhT5NL6eT0zzE2SibOZHqmcpyma+s60VcbGbFpVRa A/CuBzKyvCJmMUK5nELw/2oFRp7I8MyKZajJ+tW89IPWf/5xJyyNY3c5PSovq4KvMupJMhcrIMR fEmmOSXRjl8zzpwLU5AY++HvetX/a/bn4viNFUbClUDGSUvYgHHbqlcPg81Q8sj9SFUYsi53B7Y sgSh4ldGzurvOYlY+Yv7gMVWZjwC889komrJ4VVuc0mudZOiaNmoGs2ArqEpAb8w/JwZCZZxlH0 Vn+ZirT/MGpwjye0zDSVEr9ZFSBw== X-Google-Smtp-Source: AGHT+IGbMzBvRXbk5DP+tT7xMzBxEtbKuJElEhk7TmbEKqcFonLAgxovPMfA72w0O09JB/QO39NgFA== X-Received: by 2002:a05:6000:2281:b0:42b:3680:3567 with SMTP id ffacd0b85a97d-42cc1ced9c9mr33296042f8f.18.1764584615230; Mon, 01 Dec 2025 02:23:35 -0800 (PST) Received: from [127.0.1.1] ([2001:861:3201:3d10:4ab6:6efe:9b65:a6af]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-42e1c5c3c8csm29466439f8f.2.2025.12.01.02.23.34 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 01 Dec 2025 02:23:34 -0800 (PST) From: Gary Bisson Date: Mon, 01 Dec 2025 11:23:17 +0100 Subject: [PATCH v2 3/4] arm64: dts: mediatek: add device tree for Tungsten 510 board Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20251201-review-v2-3-dc2df44eec7e@gmail.com> References: <20251201-review-v2-0-dc2df44eec7e@gmail.com> In-Reply-To: <20251201-review-v2-0-dc2df44eec7e@gmail.com> To: Rob Herring , Krzysztof Kozlowski , Conor Dooley , Matthias Brugger , AngeloGioacchino Del Regno , Sean Wang Cc: devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-mediatek@lists.infradead.org, Gary Bisson X-Mailer: b4 0.13.0 X-Developer-Signature: v=1; a=ed25519-sha256; t=1764584612; l=35235; i=bisson.gary@gmail.com; s=20251201; h=from:subject:message-id; bh=lMSnNLdieIhP8F9ng1+oXYf/K8ACMjENQ2Wp25uevLI=; b=DifD3A9kiMKZ4dPPM0Hc/z5IwNZ2qNNDBG16rMTs066fzoh+GWArntPXM8kzSTmdT2p+9o+J6 yr0ENhgG3QfADZXNX7vHDo8i/hTmFrdMFwQjaoPVvY53QFso/iO/5iE X-Developer-Key: i=bisson.gary@gmail.com; a=ed25519; pk=eaOrLwovHUZBMoLbrx+L1ppj+AH+TfgxkVhIEyrhkeE= Add device tree to support Ezurio Tungsten 510 (MT8370) SMARC SOM [1] + Universal SMARC carrier board [2]. It includes support for the MIPI-DSI BD070LIC3 display which uses the Tianma TM070JDHG30 panel + TI SN65DSI84 MIPI-DSI to LVDS bridge [3]. [1] https://www.ezurio.com/product/tungsten510-smarc [2] https://www.ezurio.com/system-on-module/accessories/universal-smarc-car= rier [3] https://www.ezurio.com/product/bd070lic3-7-touchscreen-display Signed-off-by: Gary Bisson --- arch/arm64/boot/dts/mediatek/Makefile | 1 + .../boot/dts/mediatek/mt8370-tungsten-smarc.dts | 14 + .../boot/dts/mediatek/mt83x0-tungsten-smarc.dtsi | 1481 ++++++++++++++++= ++++ 3 files changed, 1496 insertions(+) diff --git a/arch/arm64/boot/dts/mediatek/Makefile b/arch/arm64/boot/dts/me= diatek/Makefile index a4df4c21399e..30d169a31b10 100644 --- a/arch/arm64/boot/dts/mediatek/Makefile +++ b/arch/arm64/boot/dts/mediatek/Makefile @@ -99,6 +99,7 @@ dtb-$(CONFIG_ARCH_MEDIATEK) +=3D mt8195-demo.dtb dtb-$(CONFIG_ARCH_MEDIATEK) +=3D mt8195-evb.dtb dtb-$(CONFIG_ARCH_MEDIATEK) +=3D mt8365-evk.dtb dtb-$(CONFIG_ARCH_MEDIATEK) +=3D mt8370-genio-510-evk.dtb +dtb-$(CONFIG_ARCH_MEDIATEK) +=3D mt8370-tungsten-smarc.dtb dtb-$(CONFIG_ARCH_MEDIATEK) +=3D mt8395-genio-1200-evk.dtb dtb-$(CONFIG_ARCH_MEDIATEK) +=3D mt8390-genio-700-evk.dtb dtb-$(CONFIG_ARCH_MEDIATEK) +=3D mt8395-kontron-3-5-sbc-i1200.dtb diff --git a/arch/arm64/boot/dts/mediatek/mt8370-tungsten-smarc.dts b/arch/= arm64/boot/dts/mediatek/mt8370-tungsten-smarc.dts new file mode 100644 index 000000000000..d713ef77df3a --- /dev/null +++ b/arch/arm64/boot/dts/mediatek/mt8370-tungsten-smarc.dts @@ -0,0 +1,14 @@ +// SPDX-License-Identifier: (GPL-2.0 OR MIT) +/* + * Copyright (C) 2025 Ezurio LLC + * Author: Gary Bisson + */ +/dts-v1/; +#include "mt8370.dtsi" +#include "mt83x0-tungsten-smarc.dtsi" + +/ { + model =3D "Ezurio Tungsten510 SMARC (MT8370)"; + compatible =3D "ezurio,mt8370-tungsten-smarc", "mediatek,mt8370", + "mediatek,mt8188"; +}; diff --git a/arch/arm64/boot/dts/mediatek/mt83x0-tungsten-smarc.dtsi b/arch= /arm64/boot/dts/mediatek/mt83x0-tungsten-smarc.dtsi new file mode 100644 index 000000000000..77e8dbea335a --- /dev/null +++ b/arch/arm64/boot/dts/mediatek/mt83x0-tungsten-smarc.dtsi @@ -0,0 +1,1481 @@ +// SPDX-License-Identifier: (GPL-2.0 OR MIT) +/* + * Copyright (C) 2025 Ezurio LLC + * Author: Gary Bisson + */ + +#include "mt6359.dtsi" +#include +#include +#include +#include +#include +#include + +/ { + aliases { + dsi0 =3D &disp_dsi0; + ethernet0 =3D ð + i2c0 =3D &i2c0; + i2c1 =3D &i2c1; + i2c2 =3D &i2c2; + i2c3 =3D &i2c3; + i2c4 =3D &i2c4; + i2c5 =3D &i2c5; + i2c6 =3D &i2c6; + mmc0 =3D &mmc0; + mmc1 =3D &mmc1; + mmc2 =3D &mmc2; + rtc0 =3D &rv3028; + rtc1 =3D &mt6359rtc; + serial0 =3D &uart0; + }; + + backlight_lcd0: backlight-lcd0 { + compatible =3D "pwm-backlight"; + brightness-levels =3D <0 1023>; + default-brightness-level =3D <768>; + num-interpolated-steps =3D <1023>; + enable-gpios =3D <&pio 30 GPIO_ACTIVE_HIGH>; + pwms =3D <&disp_pwm0 0 30000>; + }; + + chosen { + stdout-path =3D "serial0:115200n8"; + }; + + firmware { + optee { + compatible =3D "linaro,optee-tz"; + method =3D "smc"; + }; + }; + + memory@40000000 { + device_type =3D "memory"; + reg =3D <0 0x40000000 0x1 0x00000000>; + }; + + panel-dsi0 { + compatible =3D "tianma,tm070jdhg30"; + backlight =3D <&backlight_lcd0>; + + port { + dsi0_panel_in: endpoint { + remote-endpoint =3D <&sn65dsi84_bridge_out>; + }; + }; + }; + + reserved-memory { + #address-cells =3D <2>; + #size-cells =3D <2>; + ranges; + + /* + * 12 MiB reserved for OP-TEE (BL32) + * +-----------------------+ 0x43e0_0000 + * | SHMEM 2MiB | + * +-----------------------+ 0x43c0_0000 + * | | TA_RAM 8MiB | + * + TZDRAM +--------------+ 0x4340_0000 + * | | TEE_RAM 2MiB | + * +-----------------------+ 0x4320_0000 + */ + optee_reserved: optee@43200000 { + no-map; + reg =3D <0 0x43200000 0 0x00c00000>; + }; + + scp_mem: memory@50000000 { + compatible =3D "shared-dma-pool"; + reg =3D <0 0x50000000 0 0x2900000>; + no-map; + }; + + /* 2 MiB reserved for ARM Trusted Firmware (BL31) */ + bl31_secmon_reserved: memory@54600000 { + no-map; + reg =3D <0 0x54600000 0x0 0x200000>; + }; + + apu_mem: memory@55000000 { + compatible =3D "shared-dma-pool"; + reg =3D <0 0x55000000 0 0x1400000>; /* 20 MB */ + }; + + vpu_mem: memory@57000000 { + compatible =3D "shared-dma-pool"; + reg =3D <0 0x57000000 0 0x1400000>; /* 20 MB */ + }; + + adsp_mem: memory@60000000 { + compatible =3D "shared-dma-pool"; + reg =3D <0 0x60000000 0 0xf00000>; + no-map; + }; + + afe_dma_mem: memory@60f00000 { + compatible =3D "shared-dma-pool"; + reg =3D <0 0x60f00000 0 0x100000>; + no-map; + }; + + adsp_dma_mem: memory@61000000 { + compatible =3D "shared-dma-pool"; + reg =3D <0 0x61000000 0 0x100000>; + no-map; + }; + }; + + regulator-efuse { + compatible =3D "regulator-output"; + vout-supply =3D <&mt6359_vefuse_ldo_reg>; + }; + + sdcard_en_3v3: regulator-sdcard-en { + compatible =3D "regulator-fixed"; + regulator-always-on; + regulator-name =3D "sdcard_en_3v3"; + regulator-min-microvolt =3D <3300000>; + regulator-max-microvolt =3D <3300000>; + gpio =3D <&pio 111 GPIO_ACTIVE_HIGH>; + enable-active-high; + }; + + usb_p0_vbus: regulator-usb-p0-vbus { + compatible =3D "regulator-fixed"; + regulator-name =3D "vbus_p0"; + regulator-min-microvolt =3D <5000000>; + regulator-max-microvolt =3D <5000000>; + gpio =3D <&pio 84 GPIO_ACTIVE_HIGH>; + enable-active-high; + }; + + usb_p1_vbus: regulator-usb-p1-vbus { + compatible =3D "regulator-fixed"; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&usb1_hub_pins>; + regulator-name =3D "vbus_p1"; + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <1800000>; + gpio =3D <&pio 147 GPIO_ACTIVE_HIGH>; + enable-active-high; + }; + + usb_p2_vbus: regulator-usb-p2-vbus { + compatible =3D "regulator-fixed"; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&usb2_eth_pins>; + regulator-name =3D "vbus_p2"; + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <1800000>; + gpio =3D <&pio 80 GPIO_ACTIVE_HIGH>; + enable-active-high; + }; + + wifi_pwrseq: wifi-pwrseq { + compatible =3D "mmc-pwrseq-simple"; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&wifi_pwrseq_pins>; + post-power-on-delay-ms =3D <200>; + reset-gpios =3D <&pio 89 GPIO_ACTIVE_LOW>; + }; +}; + +&adsp { + memory-region =3D <&adsp_dma_mem>, <&adsp_mem>; + status =3D "okay"; +}; + +&afe { + memory-region =3D <&afe_dma_mem>; + status =3D "okay"; +}; + +&cpu0 { + cpu-supply =3D <&mt6359_vcore_buck_reg>; +}; + +&cpu1 { + cpu-supply =3D <&mt6359_vcore_buck_reg>; +}; + +&cpu2 { + cpu-supply =3D <&mt6359_vcore_buck_reg>; +}; + +&cpu3 { + cpu-supply =3D <&mt6359_vcore_buck_reg>; +}; + +&cpu6 { + cpu-supply =3D <&mt6315_6_vbuck1>; +}; + +&cpu7 { + cpu-supply =3D <&mt6315_6_vbuck1>; +}; + +&disp_pwm0 { + pinctrl-names =3D "default"; + pinctrl-0 =3D <&disp_pwm0_pins>; + status =3D "okay"; +}; + +&disp_dsi0 { + #address-cells =3D <1>; + #size-cells =3D <0>; + status =3D "okay"; + + ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + reg =3D <0>; + dsi0_in: endpoint { + remote-endpoint =3D <&dither0_out>; + }; + }; + + port@1 { + reg =3D <1>; + dsi0_out: endpoint { + remote-endpoint =3D <&sn65dsi84_bridge_in>; + }; + }; + }; +}; + +&dither0_in { + remote-endpoint =3D <&postmask0_out>; +}; + +&dither0_out { + remote-endpoint =3D <&dsi0_in>; +}; + +ð { + phy-mode =3D"rgmii-id"; + phy-handle =3D <ðernet_phy0>; + pinctrl-names =3D "default", "sleep"; + pinctrl-0 =3D <ð_default_pins>; + pinctrl-1 =3D <ð_sleep_pins>; + mediatek,mac-wol; + snps,reset-gpio =3D <&pio 27 GPIO_ACTIVE_LOW>; + snps,reset-active-low; + snps,reset-delays-us =3D <0 11000 1000>; + status =3D "okay"; +}; + +ð_mdio { + ethernet_phy0: ethernet-phy@7 { + compatible =3D "ethernet-phy-ieee802.3-c22"; + reg =3D <0x7>; + interrupts-extended =3D <&pio 148 IRQ_TYPE_LEVEL_LOW>; + }; +}; + +&gamma0_out { + remote-endpoint =3D <&postmask0_in>; +}; + +&gpu { + mali-supply =3D <&mt6359_vproc2_buck_reg>; + status =3D "okay"; +}; + +&i2c0 { + pinctrl-names =3D "default", "gpio"; + pinctrl-0 =3D <&i2c0_pins>; + pinctrl-1 =3D <&i2c0_gpio_pins>; + scl-gpios =3D <&pio 55 GPIO_OPEN_DRAIN>; + sda-gpios =3D <&pio 56 GPIO_OPEN_DRAIN>; + clock-frequency =3D <100000>; + status =3D "okay"; + + i2c-mux@73 { + compatible =3D "nxp,pca9546"; + reg =3D <0x73>; + reset-gpios =3D <&pio 6 GPIO_ACTIVE_LOW>; + #address-cells =3D <1>; + #size-cells =3D <0>; + + i2c_mux_gp_0: i2c@0 { + clock-frequency =3D <100000>; + reg =3D <0>; + #address-cells =3D <1>; + #size-cells =3D <0>; + }; + + i2c_mux_gp_1: i2c@1 { + clock-frequency =3D <100000>; + reg =3D <1>; + #address-cells =3D <1>; + #size-cells =3D <0>; + }; + + i2c_mux_gp_2: i2c@2 { + clock-frequency =3D <100000>; + reg =3D <2>; + #address-cells =3D <1>; + #size-cells =3D <0>; + }; + + i2c_mux_gp_3: i2c@3 { + clock-frequency =3D <100000>; + reg =3D <3>; + #address-cells =3D <1>; + #size-cells =3D <0>; + }; + }; +}; + +&i2c1 { + pinctrl-names =3D "default"; + pinctrl-0 =3D <&i2c1_pins>; + clock-frequency =3D <400000>; + status =3D "okay"; +}; + +&i2c2 { + pinctrl-names =3D "default"; + pinctrl-0 =3D <&i2c2_pins>; + clock-frequency =3D <400000>; + status =3D "okay"; + + i2c-mux@73 { + compatible =3D "nxp,pca9546"; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&i2c_mux_smarc_lcd_pins>; + reg =3D <0x73>; + reset-gpios =3D <&pio 5 GPIO_ACTIVE_LOW>; + #address-cells =3D <1>; + #size-cells =3D <0>; + + i2c_mux_lcd_0: i2c@0 { + clock-frequency =3D <100000>; + reg =3D <0>; + #address-cells =3D <1>; + #size-cells =3D <0>; + }; + + i2c_mux_lcd_1: i2c@1 { + clock-frequency =3D <100000>; + reg =3D <1>; + #address-cells =3D <1>; + #size-cells =3D <0>; + }; + + i2c_mux_lcd_2: i2c@2 { + clock-frequency =3D <100000>; + reg =3D <2>; + #address-cells =3D <1>; + #size-cells =3D <0>; + }; + + i2c_mux_lcd_3: i2c@3 { + clock-frequency =3D <100000>; + reg =3D <3>; + #address-cells =3D <1>; + #size-cells =3D <0>; + }; + }; +}; + +&i2c3 { + pinctrl-names =3D "default"; + pinctrl-0 =3D <&i2c3_pins>; + clock-frequency =3D <400000>; + status =3D "okay"; +}; + +&i2c4 { + pinctrl-names =3D "default", "default"; + pinctrl-0 =3D <&i2c4_pins>; + clock-frequency =3D <400000>; + status =3D "okay"; +}; + +&i2c_mux_gp_0 { + rv3028: rtc@52 { + compatible =3D "microcrystal,rv3028"; + reg =3D <0x52>; + interrupts-extended =3D <&pio 42 IRQ_TYPE_LEVEL_LOW>; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&rv3028_pins>; + #clock-cells =3D <0>; + wakeup-source; + }; +}; + +&i2c_mux_gp_1 { + usb-typec@60 { + compatible =3D "ti,hd3ss3220"; + interrupts-extended =3D <&pio 45 IRQ_TYPE_LEVEL_LOW>; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&hd3ss3220_pins>; + reg =3D <0x60>; + + ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + reg =3D <0>; + hd3ss3220_in_ep: endpoint { + remote-endpoint =3D <&ss_ep>; + }; + }; + + port@1 { + reg =3D <1>; + hd3ss3220_out_ep: endpoint { + remote-endpoint =3D <&usb_role_switch>; + }; + }; + }; + }; +}; + +&i2c_mux_gp_2 { + codec@1a { + #sound-dai-cells =3D <0>; + clocks =3D <&topckgen CLK_TOP_I2SO1>; + compatible =3D "wlf,wm8962"; + gpio-cfg =3D < + 0x0000 /* n/c */ + 0x0000 /* gpio2: */ + 0x0000 /* gpio3: */ + 0x0000 /* n/c */ + 0x8081 /* gpio5:HP detect */ + 0x8095 /* gpio6:Mic detect */ + >; + reg =3D <0x1a>; + }; +}; + +&i2c_mux_lcd_2 { + #address-cells =3D <1>; + #size-cells =3D <0>; + + bridge@2c { + compatible =3D "ti,sn65dsi84"; + reg =3D <0x2c>; + enable-gpios =3D <&pio 25 GPIO_ACTIVE_HIGH>; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&dsi0_sn65dsi84_pins>; + status =3D "okay"; + + ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + reg =3D <0>; + + sn65dsi84_bridge_in: endpoint { + remote-endpoint =3D <&dsi0_out>; + data-lanes =3D <1 2 3 4>; + }; + }; + + port@2 { + reg =3D <2>; + + sn65dsi84_bridge_out: endpoint { + remote-endpoint =3D <&dsi0_panel_in>; + }; + }; + }; + }; + + touchscren@5d { + compatible =3D "goodix,gt911"; + reg =3D <0x5d>; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&ts_dsi0_goodix_pins>; + interrupts-extended =3D <&pio 146 IRQ_TYPE_LEVEL_HIGH>; + irq-gpios =3D <&pio 146 GPIO_ACTIVE_HIGH>; + reset-gpios =3D <&pio 7 GPIO_ACTIVE_HIGH>; + }; +}; + +&mfg0 { + domain-supply =3D <&mt6359_vproc2_buck_reg>; +}; + +&mfg1 { + domain-supply =3D <&mt6359_vsram_others_ldo_reg>; +}; + +&mmc0 { + status =3D "okay"; + pinctrl-names =3D "default", "state_uhs"; + pinctrl-0 =3D <&mmc0_default_pins>; + pinctrl-1 =3D <&mmc0_uhs_pins>; + bus-width =3D <8>; + max-frequency =3D <200000000>; + cap-mmc-highspeed; + cap-mmc-hw-reset; + mmc-hs200-1_8v; + mmc-hs400-1_8v; + supports-cqe; + cap-mmc-hw-reset; + no-sdio; + no-sd; + hs400-ds-delay =3D <0x1481b>; + vmmc-supply =3D <&mt6359_vemc_1_ldo_reg>; + vqmmc-supply =3D <&mt6359_vufs_ldo_reg>; + non-removable; +}; + +&mmc1 { + status =3D "okay"; + pinctrl-names =3D "default", "state_uhs"; + pinctrl-0 =3D <&mmc1_default_pins>; + pinctrl-1 =3D <&mmc1_uhs_pins>; + bus-width =3D <4>; + max-frequency =3D <200000000>; + cap-sd-highspeed; + sd-uhs-sdr50; + sd-uhs-sdr104; + cd-gpios =3D <&pio 2 GPIO_ACTIVE_LOW>; + vqmmc-supply =3D <&mt6359_vsim1_ldo_reg>; + vmmc-supply =3D <&sdcard_en_3v3>; +}; + +&mmc2 { + status =3D "okay"; + pinctrl-names =3D "default", "state_uhs", "state_eint"; + pinctrl-0 =3D <&mmc2_default_pins>; + pinctrl-1 =3D <&mmc2_uhs_pins>; + pinctrl-2 =3D <&mmc2_eint_pins>; + eint-gpios =3D <&pio 172 0>; + bus-width =3D <4>; + max-frequency =3D <200000000>; + cap-sd-highspeed; + sd-uhs-sdr104; + keep-power-in-suspend; + enable-sdio-wakeup; + cap-sdio-async-int; + cap-sdio-irq; + no-mmc; + no-sd; + non-removable; + vmmc-supply =3D <&mt6359_vcn33_2_bt_ldo_reg>; + vqmmc-supply =3D <&mt6359_vcn18_ldo_reg>; + mmc-pwrseq =3D <&wifi_pwrseq>; +}; + +&mipi_tx_config0 { + status =3D "okay"; +}; + +&mt6359codec { + mediatek,mic-type-0 =3D <1>; + mediatek,mic-type-1 =3D <3>; + mediatek,mic-type-2 =3D <0>; + mediatek,dmic-mode =3D <0>; +}; + +&mt6359_vbbck_ldo_reg { + regulator-always-on; +}; + +&mt6359_vcn18_ldo_reg { + regulator-name =3D "vcn18_pmu"; + regulator-always-on; + regulator-boot-on; +}; + +&mt6359_vcn33_1_bt_ldo_reg { + regulator-name =3D "vcn33_1_pmu"; + regulator-always-on; +}; + +&mt6359_vcn33_2_bt_ldo_reg { + regulator-name =3D "vcn33_2_pmu"; + regulator-min-microvolt =3D <3300000>; + regulator-max-microvolt =3D <3300000>; + regulator-always-on; + regulator-boot-on; +}; + +&mt6359_vcore_buck_reg { + regulator-name =3D "dvdd_proc_l"; + regulator-always-on; +}; + +&mt6359_vemc_1_ldo_reg { + regulator-always-on; +}; + +&mt6359_vgpu11_buck_reg { + regulator-name =3D "dvdd_core"; + regulator-always-on; +}; + +&mt6359_vmodem_buck_reg { + regulator-always-on; +}; + +&mt6359_vpa_buck_reg { + regulator-name =3D "vpa_pmu"; + regulator-always-on; +}; + +&mt6359_vproc2_buck_reg { + /* The name "vgpu" is required by mtk-regulator-coupler */ + regulator-name =3D "vgpu"; + regulator-min-microvolt =3D <550000>; + regulator-max-microvolt =3D <800000>; + regulator-coupled-with =3D <&mt6359_vsram_others_ldo_reg>; + regulator-coupled-max-spread =3D <225000>; + regulator-always-on; +}; + +&mt6359_vs2_buck_reg { + regulator-min-microvolt =3D <1600000>; + regulator-boot-on; +}; + +&mt6359_vpu_buck_reg { + regulator-name =3D "dvdd_adsp"; + regulator-always-on; +}; + +&mt6359_vrf12_ldo_reg { + regulator-name =3D "va12_abb2_pmu"; + regulator-always-on; +}; + +&mt6359_vsram_md_ldo_reg { + regulator-always-on; +}; + +&mt6359_vsram_others_ldo_reg { + /* The name "vsram_gpu" is required by mtk-regulator-coupler */ + regulator-name =3D "vsram_gpu"; + regulator-min-microvolt =3D <750000>; + regulator-max-microvolt =3D <800000>; + regulator-coupled-with =3D <&mt6359_vproc2_buck_reg>; + regulator-coupled-max-spread =3D <225000>; + regulator-always-on; +}; + +&mt6359_vsim1_ldo_reg { + regulator-name =3D "vsim1_pmu"; + regulator-max-microvolt =3D <1800000>; + regulator-enable-ramp-delay =3D <480>; +}; + +&mt6359_vufs_ldo_reg { + regulator-name =3D "vufs18_pmu"; + regulator-always-on; +}; + +&ovl0_in { + remote-endpoint =3D <&vdosys0_ep_main>; +}; + +&pcie { + pinctrl-names =3D "default"; + pinctrl-0 =3D <&pcie_default_pins>; + status =3D "okay"; +}; + +&pciephy { + status =3D "okay"; +}; + +&pmic { + interrupt-parent =3D <&pio>; + interrupts =3D <222 IRQ_TYPE_LEVEL_HIGH>; + + keys { + compatible =3D "mediatek,mt6359-keys"; + mediatek,long-press-mode =3D <1>; + power-off-time-sec =3D <0>; + + power-key { + linux,keycodes =3D <116>; + wakeup-source; + }; + }; +}; + +&postmask0_in { + remote-endpoint =3D <&gamma0_out>; +}; + +&postmask0_out { + remote-endpoint =3D <&dither0_in>; +}; + +&scp_cluster { + status =3D "okay"; +}; + +&scp_c0 { + firmware-name =3D "mediatek/mt8188/scp.img"; + memory-region =3D <&scp_mem>; + status =3D "okay"; +}; + +&spi0 { + pinctrl-0 =3D <&spi0_pins>; + pinctrl-names =3D "default"; + mediatek,pad-select =3D <0>; + #address-cells =3D <1>; + #size-cells =3D <0>; + status =3D "okay"; +}; + +&spi1 { + pinctrl-0 =3D <&spi1_pins>; + pinctrl-names =3D "default"; + mediatek,pad-select =3D <0>; + #address-cells =3D <1>; + #size-cells =3D <0>; + status =3D "okay"; +}; + +&spmi { + #address-cells =3D <1>; + #size-cells =3D <2>; + + mt6315_6: pmic@6 { + compatible =3D "mediatek,mt6315-regulator"; + reg =3D <0x6 0 0xb>; + + regulators { + mt6315_6_vbuck1: vbuck1 { + regulator-compatible =3D "vbuck1"; + regulator-name =3D "vbuck1"; + regulator-min-microvolt =3D <300000>; + regulator-max-microvolt =3D <1193750>; + regulator-enable-ramp-delay =3D <256>; + regulator-allowed-modes =3D <0 1 2>; + regulator-always-on; + mtk,combined-regulator =3D <2>; + }; + + mt6315_6_vbuck3: vbuck3 { + regulator-compatible =3D "vbuck3"; + regulator-name =3D "vbuck3"; + regulator-min-microvolt =3D <300000>; + regulator-max-microvolt =3D <1193750>; + regulator-enable-ramp-delay =3D <256>; + regulator-allowed-modes =3D <0 1 2>; + regulator-always-on; + }; + + mt6315_6_vbuck4: vbuck4 { + regulator-compatible =3D "vbuck4"; + regulator-name =3D "vbuck4"; + regulator-min-microvolt =3D <1193750>; + regulator-max-microvolt =3D <1193750>; + regulator-enable-ramp-delay =3D <256>; + regulator-allowed-modes =3D <0 1 2>; + regulator-always-on; + + regulator-state-mem { + regulator-on-in-suspend; + regulator-suspend-microvolt =3D <1193750>; + }; + }; + }; + }; +}; + +&uart0 { + pinctrl-0 =3D <&uart0_pins>; + pinctrl-names =3D "default"; + status =3D "okay"; +}; + +&uart1 { + pinctrl-0 =3D <&uart1_pins>; + pinctrl-names =3D "default"; + status =3D "okay"; +}; + +&uart2 { + pinctrl-0 =3D <&uart2_pins>; + pinctrl-names =3D "default"; + status =3D "okay"; +}; + +&ssusb0 { + pinctrl-names =3D "default"; + pinctrl-0 =3D <&usbotg_pins>; + maximum-speed =3D "high-speed"; + usb-role-switch; + dr_mode =3D "otg"; + vusb33-supply =3D <&mt6359_vusb_ldo_reg>; + wakeup-source; + status =3D "okay"; + + connector { + compatible =3D "usb-c-connector"; + label =3D "USB-C"; + data-role =3D "dual"; + + ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + reg =3D <0>; + hs_ep: endpoint { + remote-endpoint =3D <&usb_hs_ep>; + }; + }; + + port@1 { + reg =3D <1>; + ss_ep: endpoint { + remote-endpoint =3D <&hd3ss3220_in_ep>; + }; + }; + }; + }; + + ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + reg =3D <0>; + usb_hs_ep: endpoint { + remote-endpoint =3D <&hs_ep>; + }; + }; + + port@1 { + reg =3D <1>; + usb_role_switch: endpoint { + remote-endpoint =3D <&hd3ss3220_out_ep>; + }; + }; + }; +}; + +&u2port0 { + status =3D "okay"; +}; + +&u3phy0 { + status =3D "okay"; +}; + +&xhci0 { + vbus-supply =3D <&usb_p0_vbus>; + vusb33-supply =3D <&mt6359_vusb_ldo_reg>; + status =3D "okay"; +}; + +&ssusb1 { + pinctrl-0 =3D <&usb1_pins>; + pinctrl-names =3D "default"; + vusb33-supply =3D <&mt6359_vusb_ldo_reg>; + dr_mode =3D "host"; + wakeup-source; + status =3D "okay"; +}; + +&u2port1 { + status =3D "okay"; +}; + +&u3port1 { + status =3D "okay"; +}; + +&u3phy1 { + status =3D "okay"; +}; + +&xhci1 { + vbus-supply =3D <&usb_p1_vbus>; + vusb33-supply =3D <&mt6359_vusb_ldo_reg>; + status =3D "okay"; +}; + +&ssusb2 { + maximum-speed =3D "high-speed"; + dr_mode =3D "host"; + vusb33-supply =3D <&mt6359_vusb_ldo_reg>; + status =3D "okay"; + wakeup-source; +}; + +&u2port2 { + status =3D "okay"; +}; + +&u3phy2 { + status =3D "okay"; +}; + +&xhci2 { + vbus-supply =3D <&usb_p2_vbus>; + vusb33-supply =3D <&mt6359_vusb_ldo_reg>; + #address-cells =3D <1>; + #size-cells =3D <0>; + status =3D "okay"; + + ethernet@1 { + compatible =3D "usb424,7850"; + reg =3D <1>; + #address-cells =3D <1>; + #size-cells =3D <0>; + + mdio { + #address-cells =3D <1>; + #size-cells =3D <0>; + + ethernet-phy@1 { + reg =3D <1>; + microchip,led-modes =3D < + LAN78XX_LINK_1000_ACTIVITY + LAN78XX_LINK_10_ACTIVITY + LAN78XX_LINK_10_100_ACTIVITY + LAN78XX_LINK_ACTIVITY + >; + }; + }; + }; +}; + +&vdosys0 { + port { + #address-cells =3D <1>; + #size-cells =3D <0>; + + vdosys0_ep_main: endpoint@0 { + reg =3D <0>; + remote-endpoint =3D <&ovl0_in>; + }; + }; +}; + +&watchdog { + pinctrl-names =3D "default"; + pinctrl-0 =3D <&watchdog_pins>; +}; + +&pio { + audio_pins: audio-pins { + pins-aud-pmic { + pinmux =3D < + PINMUX_GPIO101__FUNC_O_AUD_CLK_MOSI + PINMUX_GPIO102__FUNC_O_AUD_SYNC_MOSI + PINMUX_GPIO103__FUNC_O_AUD_DAT_MOSI0 + PINMUX_GPIO104__FUNC_O_AUD_DAT_MOSI1 + PINMUX_GPIO105__FUNC_I0_AUD_DAT_MISO0 + PINMUX_GPIO106__FUNC_I0_AUD_DAT_MISO1 + >; + }; + + pins-pcm-wifi { + pinmux =3D < + PINMUX_GPIO121__FUNC_B0_PCM_CLK + PINMUX_GPIO122__FUNC_B0_PCM_SYNC + PINMUX_GPIO123__FUNC_O_PCM_DO + PINMUX_GPIO124__FUNC_I0_PCM_DI + >; + }; + + pins-i2s { + pinmux =3D < + PINMUX_GPIO119__FUNC_O_I2SO1_MCK + PINMUX_GPIO112__FUNC_O_I2SO1_WS + PINMUX_GPIO120__FUNC_O_I2SO1_BCK + PINMUX_GPIO113__FUNC_O_I2SO1_D0 + PINMUX_GPIO110__FUNC_I0_I2SIN_D0 + >; + }; + }; + + disp_pwm0_pins: disp-pwm0-pins { + pins { + pinmux =3D ; + bias-pull-down; + }; + }; + + dsi0_sn65dsi84_pins: dsi0-sn65dsi84-pins { + pins-irq { + pinmux =3D ; + bias-pull-down; + input-enable; + }; + + pins-enable { + pinmux =3D ; + bias-pull-down; + }; + }; + + eth_default_pins: eth-default-pins { + pins-txd { + pinmux =3D , + , + , + ; + drive-strength =3D ; + }; + pins-cc { + pinmux =3D , + , + ; + drive-strength =3D ; + }; + pins-rxd { + pinmux =3D , + , + , + , + ; + drive-strength =3D ; + bias-pull-up =3D ; + }; + pins-mdio { + pinmux =3D , + ; + drive-strength =3D ; + input-enable; + }; + pins-power { + pinmux =3D ; /* GP_EQOS_RESET */ + output-high; + }; + pins-intr { + pinmux =3D ; /* GPIRQ_EQOS_PHY */ + bias-pull-up =3D ; + input-enable; + }; + }; + + eth_sleep_pins: eth-sleep-pins { + pins-txd { + pinmux =3D , + , + , + ; + }; + pins-cc { + pinmux =3D , + , + , + ; + }; + pins-rxd { + pinmux =3D , + , + , + ; + }; + pins-mdio { + pinmux =3D , + ; + input-disable; + bias-disable; + }; + }; + + gpio_keys_pins: gpio-keys-pins { + pins-keys { + pinmux =3D , + , + ; + bias-pull-up; + }; + }; + + hd3ss3220_pins: hd3ss3320-pins { + pins-irq { + pinmux =3D ; + bias-pull-up =3D ; + input-enable; + }; + }; + + hdmi_vreg_pins: hdmi-vreg-pins { + pins-pwr { + pinmux =3D ; + bias-disable; + }; + }; + + hdmi_pins: hdmi-pins { + pins-hotplug { + pinmux =3D ; + bias-pull-down; + }; + + pins-cec { + pinmux =3D ; + bias-disable; + }; + + pins-ddc { + pinmux =3D , + ; + drive-strength =3D <10>; + }; + }; + + i2c0_pins: i2c0-pins { + pins-bus { + pinmux =3D , + ; + bias-pull-up =3D ; + drive-strength-microamp =3D <1000>; + }; + }; + + i2c0_gpio_pins: i2c0-gpio-pins { + pins-gpio { + pinmux =3D ; + bias-pull-up =3D ; + drive-strength-microamp =3D <1000>; + }; + }; + + i2c1_pins: i2c1-pins { + pins-bus { + pinmux =3D , + ; + bias-pull-up =3D ; + drive-strength-microamp =3D <1000>; + }; + }; + + i2c2_pins: i2c2-pins { + pins-bus { + pinmux =3D , + ; + bias-pull-up =3D ; + drive-strength-microamp =3D <1000>; + }; + }; + + i2c3_pins: i2c3-pins { + pins-bus { + pinmux =3D , + ; + bias-pull-up =3D ; + drive-strength-microamp =3D <1000>; + }; + }; + + i2c4_pins: i2c4-pins { + pins-bus { + pinmux =3D , + ; + bias-pull-up =3D ; + drive-strength-microamp =3D <1000>; + }; + }; + + i2c_mux_smarc_lcd_pins: i2c-mux-smarc-lcd-pins { + pins-reset { + pinmux =3D ; + bias-pull-down; + }; + }; + + mmc0_default_pins: mmc0-default-pins { + pins-cmd-dat { + pinmux =3D , + , + , + , + , + , + , + , + ; + input-enable; + drive-strength =3D ; + bias-pull-up =3D ; + }; + + pins-clk { + pinmux =3D ; + drive-strength =3D ; + bias-pull-down =3D ; + }; + + pins-rst { + pinmux =3D ; + drive-strength =3D ; + bias-pull-up =3D ; + }; + }; + + mmc0_uhs_pins: mmc0-uhs-pins { + pins-cmd-dat { + pinmux =3D , + , + , + , + , + , + , + , + ; + input-enable; + drive-strength =3D ; + bias-pull-up =3D ; + }; + + pins-clk { + pinmux =3D ; + drive-strength =3D ; + bias-pull-down =3D ; + }; + + pins-ds { + pinmux =3D ; + drive-strength =3D ; + bias-pull-down =3D ; + }; + + pins-rst { + pinmux =3D ; + drive-strength =3D ; + bias-pull-up =3D ; + }; + }; + + mmc1_default_pins: mmc1-default-pins { + pins-cmd-dat { + pinmux =3D , + , + , + , + ; + input-enable; + drive-strength =3D ; + bias-pull-up =3D ; + }; + + pins-pwr { + pinmux =3D ; + bias-pull-down; + }; + + pins-pullup { + pinmux =3D ; + bias-pull-up; + }; + + pins-clk { + pinmux =3D ; + drive-strength =3D ; + bias-pull-down =3D ; + }; + + pins-insert { + pinmux =3D ; + bias-pull-up; + }; + }; + + mmc1_uhs_pins: mmc1-uhs-pins { + pins-cmd-dat { + pinmux =3D , + , + , + , + ; + input-enable; + drive-strength =3D ; + bias-pull-up =3D ; + }; + + pins-clk { + pinmux =3D ; + drive-strength =3D ; + bias-pull-down =3D ; + }; + }; + + mmc2_default_pins: mmc2-default-pins { + pins-clk { + pinmux =3D ; + drive-strength =3D ; + bias-pull-down =3D ; + }; + + pins-cmd-dat { + pinmux =3D , + , + , + , + ; + input-enable; + drive-strength =3D ; + bias-pull-up =3D ; + }; + }; + + mmc2_uhs_pins: mmc2-uhs-pins { + pins-clk { + pinmux =3D ; + drive-strength =3D ; + bias-pull-down =3D ; + }; + + pins-cmd-dat { + pinmux =3D , + , + , + , + ; + input-enable; + drive-strength =3D ; + bias-pull-up =3D ; + }; + }; + + mmc2_eint_pins: mmc2-eint-pins { + pins-dat1 { + pinmux =3D ; + input-enable; + bias-pull-up =3D ; + }; + }; + + rv3028_pins: rv3028-pins { + pins-irq { + pinmux =3D ; + bias-pull-up =3D ; + input-enable; + }; + }; + + spi0_pins: spi0-pins { + pins-spi { + pinmux =3D , + , + , + ; + bias-disable; + }; + }; + + spi1_pins: spi1-pins { + pins-spi { + pinmux =3D , + , + , + ; + bias-disable; + }; + }; + + pcie_default_pins: pcie-default-pins { + pins { + pinmux =3D , + , + ; + bias-pull-up; + }; + }; + + ts_dsi0_goodix_pins: ts-dsi0-goodix-pins { + pins-irq { + pinmux =3D ; + bias-pull-up =3D ; + input-enable; + }; + + pins-reset { + pinmux =3D ; + bias-pull-down; + }; + }; + + uart0_pins: uart0-pins { + pins { + pinmux =3D , + ; + bias-pull-up; + }; + }; + + uart1_pins: uart1-pins { + pins { + pinmux =3D , + ; + bias-pull-up; + }; + }; + + uart2_pins: uart2-pins { + pins { + pinmux =3D , + ; + bias-pull-up; + }; + }; + + usbotg_pins: usbotg-pins { + pins-iddig { + pinmux =3D ; + input-enable; + bias-pull-up; + }; + + pins-valid { + pinmux =3D ; + input-enable; + }; + + pins-vbus { + pinmux =3D ; + output-high; + }; + }; + + usb1_hub_pins: usb1-hub-pins { + pins { + pinmux =3D ; + output-low; + }; + }; + + usb1_pins: usb1-pins { + pins { + pinmux =3D ; + input-enable; + }; + }; + + usb2_eth_pins: usb2-eth-pins { + pins { + pinmux =3D ; + output-low; + }; + }; + + wifi_pwrseq_pins: wifi-pwrseq-pins { + pins { + pinmux =3D ; + output-low; + }; + }; + + watchdog_pins: watchdog-pins { + pins { + pinmux =3D ; + bias-pull-up; + }; + }; +}; --=20 2.43.0 From nobody Mon Dec 1 21:31:20 2025 Received: from mail-wr1-f47.google.com (mail-wr1-f47.google.com [209.85.221.47]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id F221C303C8F for ; Mon, 1 Dec 2025 10:23:37 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.47 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1764584620; cv=none; b=ObLXJx5aknK7fsj/DC4QlV+3gBEvoIjURECpKuGtg8nf8+fx71/bykNuosHW8Yb34Q9iAGqNJOkY5fCqGWJyCIRqLFbls+jmFNB46DOjrv1SHk9g/8qS1GMvyL8tS7rWFaHBCNS+lp//+L7+P+UlWiDp64w2s5X0zLH5fGsl/u8= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1764584620; c=relaxed/simple; bh=gXUZR/EGzQDpkyZGOXdSnQda5XyD12I8pKMHU6W6Yfs=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=F9XHg/kt9kLDtiqWTWsP/zAEb7k96Ef8/6au0l+Nj4xLqgUpyJoNyw+KBWMxZ+HnhrbeNiu+GwnmjDM2nuqt48jX15vn4P4fBUdN46IhYe3lfBviqs6iBYnkV2p34QYLyZHK/5JM5tcf2Tt/T5CvCrpkhiq4lNJyjuoXMLdhSzw= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=KRC/jCf4; arc=none smtp.client-ip=209.85.221.47 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="KRC/jCf4" Received: by mail-wr1-f47.google.com with SMTP id ffacd0b85a97d-42b38693c4dso1396799f8f.3 for ; Mon, 01 Dec 2025 02:23:37 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1764584616; x=1765189416; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=v8CAVIC9PpVXkhs180LWF9wfGHiFo2jxUgFjb1PoE2k=; b=KRC/jCf4dpva4eeXpU4pxYc/HtQF3d9v7VhCcfqRdA3wfj5WICpEaxHgU+NXnARGow GKWN7b9jF2TqeWJJDDU/Pd9M3fTffdz5C+LmgRAPuj8E+16yUq9uGNTF5DsMyzqNgqR4 CuM/dcauiZhtZ9tYYuoPQamHTVE82PSvZCH1g7F41GiIIzD789kI40/keZd526TXBRre uARyuq0VEatCFUyarQ7McSO9uoDHHDKb4FQoOQSF3naa/QrJ0y7iV8aYy/kxqdk7GamK TD9hkru5bxG/mQc6js4qqAFRidNGfqGHId0kgWffPJp42vGp/4WL63CyZFbegz/dlmRj osTA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1764584616; x=1765189416; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=v8CAVIC9PpVXkhs180LWF9wfGHiFo2jxUgFjb1PoE2k=; b=T2leocw7vJZ8TyZt6pmuZWtChSXqCH6VJNLfXIV7i9jq7Kw6WOHB+sIO0XJKZjXWsE ZZt944uLlG+7hlIFxq+QIzMTclXmXtp6jtjWP85ygM8mqkQ322YapkwfEAaY/ScdadwH NEOeEV3HW6g+1YEt2OA/NObRTcKWmm3r5UVQqsN0JrruEbMLzArVEq5Dxtxs3ScWpDBk Lk5pLsWIzOgu9EDKeMmZe4iphDmtZIyBhpx6ce8+tg/VPFDUK86pABzo3adw7eR6AmeI 1w84nCiJKW4LjgNJHlEGYzb37cpDDqn0vtuseMIN57a46ceo5ZvYJHBpEyBNpdRVDDi6 pJRA== X-Forwarded-Encrypted: i=1; AJvYcCULlL2Pr16vDUaw2mcXySMfYMTR1O2SNwgbqA8/nBZ1z2H6fHcZij2Rl4mJynj4VTXdJ5rPn7TgfrrG3Fw=@vger.kernel.org X-Gm-Message-State: AOJu0Ywpd3UdxJ2neDiOSY5IZAHFQSadMWIDAVa59AFHg5/Lr3pLZrhr tc67zqRKpyDONWhUUVPz+mc7TOXuXxc1GalsWsu+/cP9JWAGNzES8zkY X-Gm-Gg: ASbGncvlzIg5D9APSPBS1l0593kUUVnIzQD7/EbgklQzc4leqYiEZzeClFdNKrQBKz8 IxSQeDmqk8bJtXj2J+RXp4XEpjJYK35PKA/6lkv1hDEr7hhBNJp3JS+EZcXiVoUts7HsXslBJgF 1cgtvANKlbYZd4I8zhvix6l20tEOSy4odQOFxqUhxztG6qMiJFQ2Ux/p/ct392ZO8+v0vfJqSjk Yc6z9JzfMr59vGv54wgYj6lcVqxp3fT0Q1vP4FVrOR7HbEoDpW4ezdD15qM7e2472mJeZ6Yi8KM uzvhBBNFfWlOvAJHvyX84dMoa9G6vl7imNN/+Hr2QNV9cfnOY52sH7+WioaTsfOaBK20S6Bpr6c d7/0uLVbxzXS6B7OKwpJS9s2wlGiT/jHhvPNlzs9jETgovvSKKyJHE0Y3xFgZz9reVgm4tUOdZX bWD7Cs5OF0ppUSARf26WPhKEKSwA== X-Google-Smtp-Source: AGHT+IHbpL16Twpni2j6apBZiSSNStuPrewEU95uI80ZbYU8Yegb2CYXK6zD/vMhSPSNv/oBCtUVCw== X-Received: by 2002:a05:6000:1841:b0:42b:3b4c:f411 with SMTP id ffacd0b85a97d-42e0f344618mr25927721f8f.36.1764584615902; Mon, 01 Dec 2025 02:23:35 -0800 (PST) Received: from [127.0.1.1] ([2001:861:3201:3d10:4ab6:6efe:9b65:a6af]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-42e1c5c3c8csm29466439f8f.2.2025.12.01.02.23.35 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 01 Dec 2025 02:23:35 -0800 (PST) From: Gary Bisson Date: Mon, 01 Dec 2025 11:23:18 +0100 Subject: [PATCH v2 4/4] arm64: dts: mediatek: add device tree for Tungsten 700 board Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20251201-review-v2-4-dc2df44eec7e@gmail.com> References: <20251201-review-v2-0-dc2df44eec7e@gmail.com> In-Reply-To: <20251201-review-v2-0-dc2df44eec7e@gmail.com> To: Rob Herring , Krzysztof Kozlowski , Conor Dooley , Matthias Brugger , AngeloGioacchino Del Regno , Sean Wang Cc: devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-mediatek@lists.infradead.org, Gary Bisson X-Mailer: b4 0.13.0 X-Developer-Signature: v=1; a=ed25519-sha256; t=1764584612; l=2210; i=bisson.gary@gmail.com; s=20251201; h=from:subject:message-id; bh=gXUZR/EGzQDpkyZGOXdSnQda5XyD12I8pKMHU6W6Yfs=; b=Xu4taPQtU3Ale0zTeSo5uEpHkgogI0xDEl0D9NiuorsPinPyzqiEGjfYhpOoNRHnmAK37aKhn Klt+HeIFOc1DD5VkgV4cizNIw5J5C6RmQv3vMQd4qit+fPQKWQUxFMJ X-Developer-Key: i=bisson.gary@gmail.com; a=ed25519; pk=eaOrLwovHUZBMoLbrx+L1ppj+AH+TfgxkVhIEyrhkeE= Add device tree to support Ezurio Tungsten 700 (MT8390) SMARC SOM [1] + Universal SMARC carrier board [2]. It includes support for the MIPI-DSI BD070LIC3 display which uses the Tianma TM070JDHG30 panel + TI SN65DSI84 MIPI-DSI to LVDS bridge [3]. [1] https://www.ezurio.com/product/tungsten700-smarc [2] https://www.ezurio.com/system-on-module/accessories/universal-smarc-car= rier [3] https://www.ezurio.com/product/bd070lic3-7-touchscreen-display Signed-off-by: Gary Bisson --- arch/arm64/boot/dts/mediatek/Makefile | 1 + .../boot/dts/mediatek/mt8390-tungsten-smarc.dts | 22 ++++++++++++++++++= ++++ 2 files changed, 23 insertions(+) diff --git a/arch/arm64/boot/dts/mediatek/Makefile b/arch/arm64/boot/dts/me= diatek/Makefile index 30d169a31b10..85f338344dd3 100644 --- a/arch/arm64/boot/dts/mediatek/Makefile +++ b/arch/arm64/boot/dts/mediatek/Makefile @@ -102,6 +102,7 @@ dtb-$(CONFIG_ARCH_MEDIATEK) +=3D mt8370-genio-510-evk.d= tb dtb-$(CONFIG_ARCH_MEDIATEK) +=3D mt8370-tungsten-smarc.dtb dtb-$(CONFIG_ARCH_MEDIATEK) +=3D mt8395-genio-1200-evk.dtb dtb-$(CONFIG_ARCH_MEDIATEK) +=3D mt8390-genio-700-evk.dtb +dtb-$(CONFIG_ARCH_MEDIATEK) +=3D mt8390-tungsten-smarc.dtb dtb-$(CONFIG_ARCH_MEDIATEK) +=3D mt8395-kontron-3-5-sbc-i1200.dtb dtb-$(CONFIG_ARCH_MEDIATEK) +=3D mt8395-radxa-nio-12l.dtb dtb-$(CONFIG_ARCH_MEDIATEK) +=3D mt8395-radxa-nio-12l-8-hd-panel.dtbo diff --git a/arch/arm64/boot/dts/mediatek/mt8390-tungsten-smarc.dts b/arch/= arm64/boot/dts/mediatek/mt8390-tungsten-smarc.dts new file mode 100644 index 000000000000..f1cf2821107f --- /dev/null +++ b/arch/arm64/boot/dts/mediatek/mt8390-tungsten-smarc.dts @@ -0,0 +1,22 @@ +// SPDX-License-Identifier: (GPL-2.0 OR MIT) +/* + * Copyright (C) 2025 Ezurio LLC + * Author: Gary Bisson + */ +/dts-v1/; +#include "mt8188.dtsi" +#include "mt83x0-tungsten-smarc.dtsi" + +/ { + model =3D "Ezurio Tungsten700 SMARC (MT8390)"; + compatible =3D "ezurio,mt8390-tungsten-smarc", "mediatek,mt8390", + "mediatek,mt8188"; +}; + +&cpu4 { + cpu-supply =3D <&mt6359_vcore_buck_reg>; +}; + +&cpu5 { + cpu-supply =3D <&mt6359_vcore_buck_reg>; +}; --=20 2.43.0