From nobody Mon Dec 1 22:38:17 2025 Received: from mail-wr1-f51.google.com (mail-wr1-f51.google.com [209.85.221.51]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id A69F53126A9 for ; Sat, 29 Nov 2025 16:43:42 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.51 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1764434627; cv=none; b=JnqD2k16vr91mzLPW2FcMUqPbIpbhBYGm/Pr3IUvh2hFZ323wPevq+gDRh7dgleLpStekdKprqQ1FUvp/PBWBB6f44zOvi7DYwSoTZ2Q+f0l3suX4NFEDPuNpYWA5VWi4ZmCg5jPpXM1nAVcGi451JVRshGf8OKeR0pNgVPorCQ= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1764434627; c=relaxed/simple; bh=+4bfh5Nj3dxOGHpEWSjTLllhQpHnSxIQyrebeLCZ/FY=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=fdL3ncSI2aKj2lcNBO13iiDD6IFY+FebKPLJ6JQbjJCp68mBMXAGwSRDxFJbXeIxk6qocmpn523IRYhMXO3GbMZXlRkL6nxODvbAFhqx8JTKI6c/sIpNXm96urLKVycqEB4T29DEh00BAnKY983YlGbI5Uf4+AaSXOtAxoJUUas= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=mLY+TXRY; arc=none smtp.client-ip=209.85.221.51 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="mLY+TXRY" Received: by mail-wr1-f51.google.com with SMTP id ffacd0b85a97d-42e2e167067so20995f8f.2 for ; Sat, 29 Nov 2025 08:43:42 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1764434620; x=1765039420; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=z4qs484vmd24YUaeIBFsEKdq+iDWfMbyWhFf1ntvpYQ=; b=mLY+TXRYCvL6viO/B00GC4KJZDQUvtv0n0Ph+QBW2/JCZDGPWHa0Y+YhPBcyLwowg9 AnW4/5KuBrpPjW23B0Shxx644T3UtfrWuY64m+SJrAGMPZhYmi/8WXOYw9QzPbIFsnpR i8CvzVS3YagiXLWYHTlAljBSTUhldkLcKQSvA9z9Ld25dEY/Z1ddeHu7avqkqmzi3J5w rnFC3UBoteP4yTRV1VXMIdfiC6YtwIbnkBRoSRvYEJeH9/V8DE06lUd2GkIUOBSjTajW JobrfBqOfUnsIcpr8o9E/dlSTsRTLMQM5QSLgyOC1PAEG16jS9gySyA2oE2vea945NAG EDgg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1764434620; x=1765039420; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=z4qs484vmd24YUaeIBFsEKdq+iDWfMbyWhFf1ntvpYQ=; b=vRXAqPXs/5vg2229u8VU+w6e7E7vqOoKg404dNeyzDuJHY9fhO23yys6zsrGPHJ267 0c8Y7pZtNf71nsulxb7P+GOIwVKrzouIy39S6xqLAcfWFYX7O4ZRpVgf/6/bU/zBs0C0 UH5M7rxqBbDc9BqocmvDXeFQwmszFqBswKgltdQHuHeJ9gKeqbzdWRGLv02fKnijoUcH HLtCSbqeiHs+l9jdIl7uPqulTLZuevRXC5o6P3N7FISfp5OlLjWQXYitunAivlhfuXng FN/mvdIJ5f3duuxDe7lOBij6WeML6v+kDpL67wwd9DzA6MHV6agNnqyf0cbZForNQgNC hOwQ== X-Forwarded-Encrypted: i=1; AJvYcCWlEbc3vqM33/TeTYnhlMtlyGq7rR7y+iMVbiOA9BLx4jL5KPzaxUiiCbWLoWjS7kWOLPBW6J/Ej0t8gXc=@vger.kernel.org X-Gm-Message-State: AOJu0Yzxs8o4s+c5l2xxbpyiX0a0JBoPvE3BQ3r5kGv80W+/vz7XrPIX hepOrBXqHmLgesYxISQiNgMQrD7c72gdPYfuAMTg71JIMeQat8qaOxn3 X-Gm-Gg: ASbGnctzDZWWVWbI+J7AWcBFwQnVwXaLVXz4ugrkoe9020UR/iNoaSXSD5XFcpbZRwz VTIejC1ULl6BJ1H0JICQPNglkQirs3aH+ZBTUPEaOP8QSbz9a2mTDKgvbM9IeiRFVzFnAhWnLo2 tM7mKjwCbxdPa3UW3akpwG9WZhdS53qn2d7myGNGXP+tLd9rWslktB+ZMv1NvQyFm3sTPqOpUwl 3ZzTH7awME1RW3ezutcFWpegzq4XGpMgHkJHv6i5LVijH6PgdxQgXlFO/5X7P2OR7O2a6x8lANt S+RzUsATFa/0DZO8VA2MmpPecuZ07qtoe9CEhFefv4ClyNB/CZGZuMMNCPX1J4/vDW0RxKa5/in upAweFcxrLXe+72kGel6XIAOKkiBkO9PTyMjX8k5OFnLTWx9c4iux9VuaFtFgBxHd4VUQ56mIwI FKBMz29kBiWytmAxvKsq+OUEejHA+pJs1EqpyqPfD64Y/hrHAU9JleTleEsl7nYn+sV/7VmHAX6 qdLMSF1lyxUy5c5 X-Google-Smtp-Source: AGHT+IEn9iiBwyVbQkBDsF5/UB6eaqfg9tV6/s5fTPxfCJ8eCsKJf7X6pEZHxaTqzoXvCumsG+Yc5A== X-Received: by 2002:a05:6000:288c:b0:42b:31a5:f065 with SMTP id ffacd0b85a97d-42cc1cf4492mr36178635f8f.28.1764434620220; Sat, 29 Nov 2025 08:43:40 -0800 (PST) Received: from localhost.localdomain (host86-162-200-138.range86-162.btcentralplus.com. [86.162.200.138]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-42e1ca4078csm15970060f8f.29.2025.11.29.08.43.39 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sat, 29 Nov 2025 08:43:39 -0800 (PST) From: Biju X-Google-Original-From: Biju To: Greg Kroah-Hartman , Jiri Slaby , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Geert Uytterhoeven , Magnus Damm Cc: Biju Das , Wolfram Sang , Lad Prabhakar , linux-kernel@vger.kernel.org, linux-serial@vger.kernel.org, devicetree@vger.kernel.org, linux-renesas-soc@vger.kernel.org, Biju Das Subject: [PATCH v5 17/17] serial: sh-sci: Add support for RZ/G3E RSCI Date: Sat, 29 Nov 2025 16:43:13 +0000 Message-ID: <20251129164325.209213-18-biju.das.jz@bp.renesas.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20251129164325.209213-1-biju.das.jz@bp.renesas.com> References: <20251129164325.209213-1-biju.das.jz@bp.renesas.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Biju Das Add support for RZ/G3E RSCI. RSCI IP found on the RZ/G3E SoC is similar to RZ/T2H, but it has a 32-stage FIFO. It has 6 clocks(5 module clocks + 1 external clock) instead of 3 clocks(2 module clocks + 1 external clock) on T2H, has 6 irqs compared to 4 on RZ/T2H and has multiple resets. Add support for the hardware flow control. Signed-off-by: Biju Das --- v4->v5: * Updated commit description. * Renamed rsci_rzg3e_scif_port_params->rsci_rzg3e_port_params. v3->v4: * Updated commit description and header * Updated rsci_type() to drop "scif" type instead use "rsci" * Replaced the compatible "renesas,r9a09g047-rscif" with "renesas,r9a09g047-rsci" * Renamed the port enum from RSCI_PORT_SCIF->RSCI_PORT_SCIF32. * Renamed of_rsci_scif_data->of_rsci_rzg3e_data * Renamed the funvtion rsci_rzg3e_scif_early_console_setup() with rsci_rzg3e_early_console_setup(). v2->v3: * Dropped cpu_relax() from rsci_finish_console_write() and added a comment. * Added sci_is_rsci_fifo_type() helper for reuse in probe() and remove(). v1->v2: * Updated commit description. * Updated multiline comment to fit into single line. * Updated set_termios() for getting baud_rate() --- drivers/tty/serial/rsci.c | 260 ++++++++++++++++++++++++++++++++++-- drivers/tty/serial/rsci.h | 1 + drivers/tty/serial/sh-sci.c | 5 + 3 files changed, 257 insertions(+), 9 deletions(-) diff --git a/drivers/tty/serial/rsci.c b/drivers/tty/serial/rsci.c index 70ff81fdc027..1ef7c6d61707 100644 --- a/drivers/tty/serial/rsci.c +++ b/drivers/tty/serial/rsci.c @@ -11,6 +11,8 @@ #include #include #include + +#include "serial_mctrl_gpio.h" #include "rsci.h" =20 MODULE_IMPORT_NS("SH_SCI"); @@ -59,6 +61,41 @@ MODULE_IMPORT_NS("SH_SCI"); #define CCR1_CTSPEN BIT(1) /* CTS External Pin Enable */ #define CCR1_CTSE BIT(0) /* CTS Enable */ =20 +/* CCR2 (Common Control Register 2) */ +#define CCR2_INIT 0xFF000004 +#define CCR2_CKS_TCLK (0) /* TCLK clock */ +#define CCR2_CKS_TCLK_DIV4 BIT(20) /* TCLK/4 clock */ +#define CCR2_CKS_TCLK_DIV16 BIT(21) /* TCLK16 clock */ +#define CCR2_CKS_TCLK_DIV64 (BIT(21) | BIT(20)) /* TCLK/64 clock */ +#define CCR2_BRME BIT(16) /* Bitrate Modulation Enable */ +#define CCR2_ABCSE BIT(6) /* Asynchronous Mode Extended Base Clock Selec= t */ +#define CCR2_ABCS BIT(5) /* Asynchronous Mode Base Clock Select */ +#define CCR2_BGDM BIT(4) /* Baud Rate Generator Double-Speed Mode Select= */ + +/* CCR3 (Common Control Register 3) */ +#define CCR3_INIT 0x1203 +#define CCR3_BLK BIT(29) /* Block Transfer Mode */ +#define CCR3_GM BIT(28) /* GSM Mode */ +#define CCR3_CKE1 BIT(25) /* Clock Enable 1 */ +#define CCR3_CKE0 BIT(24) /* Clock Enable 0 */ +#define CCR3_DEN BIT(21) /* Driver Enabled */ +#define CCR3_FM BIT(20) /* FIFO Mode Select */ +#define CCR3_MP BIT(19) /* Multi-Processor Mode */ +#define CCR3_MOD_ASYNC 0 /* Asynchronous mode (Multi-processor mode) */ +#define CCR3_MOD_IRDA BIT(16) /* Smart card interface mode */ +#define CCR3_MOD_CLK_SYNC BIT(17) /* Clock synchronous mode */ +#define CCR3_MOD_SPI (BIT(17) | BIT(16)) /* Simple SPI mode */ +#define CCR3_MOD_I2C BIT(18) /* Simple I2C mode */ +#define CCR3_RXDESEL BIT(15) /* Asynchronous Start Bit Edge Detection Se= lect */ +#define CCR3_STP BIT(14) /* Stop bit Length */ +#define CCR3_SINV BIT(13) /* Transmitted/Received Data Invert */ +#define CCR3_LSBF BIT(12) /* LSB First select */ +#define CCR3_CHR1 BIT(9) /* Character Length */ +#define CCR3_CHR0 BIT(8) /* Character Length */ +#define CCR3_BPEN BIT(7) /* Synchronizer Bypass Enable */ +#define CCR3_CPOL BIT(1) /* Clock Polarity Select */ +#define CCR3_CPHA BIT(0) /* Clock Phase Select */ + /* FCR (FIFO Control Register) */ #define FCR_RFRST BIT(23) /* Receive FIFO Data Register Reset */ #define FCR_TFRST BIT(15) /* Transmit FIFO Data Register Reset */ @@ -138,6 +175,29 @@ static void rsci_start_rx(struct uart_port *port) rsci_serial_out(port, CCR0, ctrl); } =20 +static void rsci_enable_ms(struct uart_port *port) +{ + mctrl_gpio_enable_ms(to_sci_port(port)->gpios); +} + +static void rsci_init_pins(struct uart_port *port, unsigned int cflag) +{ + struct sci_port *s =3D to_sci_port(port); + + /* Use port-specific handler if provided */ + if (s->cfg->ops && s->cfg->ops->init_pins) { + s->cfg->ops->init_pins(port, cflag); + return; + } + + if (!s->has_rtscts) + return; + + if (s->autorts) + rsci_serial_out(port, CCR1, rsci_serial_in(port, CCR1) | + CCR1_CTSE | CCR1_CTSPEN); +} + static int rsci_scif_set_rtrg(struct uart_port *port, int rx_trig) { u32 fcr =3D rsci_serial_in(port, FCR); @@ -157,18 +217,119 @@ static int rsci_scif_set_rtrg(struct uart_port *port= , int rx_trig) static void rsci_set_termios(struct uart_port *port, struct ktermios *term= ios, const struct ktermios *old) { + unsigned int ccr2_val =3D CCR2_INIT, ccr3_val =3D CCR3_INIT; + unsigned int ccr0_val =3D 0, ccr1_val =3D 0, ccr4_val =3D 0; + unsigned int brr1 =3D 255, cks1 =3D 0, srr1 =3D 15; struct sci_port *s =3D to_sci_port(port); + unsigned int brr =3D 255, cks =3D 0; + int min_err =3D INT_MAX, err; + unsigned long max_freq =3D 0; + unsigned int baud, i; unsigned long flags; + unsigned int ctrl; + int best_clk =3D -1; + + if ((termios->c_cflag & CSIZE) =3D=3D CS7) { + ccr3_val |=3D CCR3_CHR0; + } else { + termios->c_cflag &=3D ~CSIZE; + termios->c_cflag |=3D CS8; + } + + if (termios->c_cflag & PARENB) + ccr1_val |=3D CCR1_PE; + + if (termios->c_cflag & PARODD) + ccr1_val |=3D (CCR1_PE | CCR1_PM); + + if (termios->c_cflag & CSTOPB) + ccr3_val |=3D CCR3_STP; + + /* Enable noise filter function */ + ccr1_val |=3D CCR1_NFEN; + + /* + * earlyprintk comes here early on with port->uartclk set to zero. + * the clock framework is not up and running at this point so here + * we assume that 115200 is the maximum baud rate. please note that + * the baud rate is not programmed during earlyprintk - it is assumed + * that the previous boot loader has enabled required clocks and + * setup the baud rate generator hardware for us already. + */ + if (!port->uartclk) { + max_freq =3D 115200; + } else { + for (i =3D 0; i < SCI_NUM_CLKS; i++) + max_freq =3D max(max_freq, s->clk_rates[i]); + + max_freq /=3D min_sr(s); + } + + baud =3D uart_get_baud_rate(port, termios, old, 0, max_freq); + if (!baud) + goto done; + + /* Divided Functional Clock using standard Bit Rate Register */ + err =3D sci_scbrr_calc(s, baud, &brr1, &srr1, &cks1); + if (abs(err) < abs(min_err)) { + best_clk =3D SCI_FCK; + ccr0_val =3D 0; + min_err =3D err; + brr =3D brr1; + cks =3D cks1; + } + +done: + if (best_clk >=3D 0) + dev_dbg(port->dev, "Using clk %pC for %u%+d bps\n", + s->clks[best_clk], baud, min_err); =20 sci_port_enable(s); uart_port_lock_irqsave(port, &flags); =20 - /* For now, only RX enabling is supported */ - if (termios->c_cflag & CREAD) + uart_update_timeout(port, termios->c_cflag, baud); + + rsci_serial_out(port, CCR0, ccr0_val); + + ccr3_val |=3D CCR3_FM; + rsci_serial_out(port, CCR3, ccr3_val); + + ccr2_val |=3D (cks << 20) | (brr << 8); + rsci_serial_out(port, CCR2, ccr2_val); + + rsci_serial_out(port, CCR1, ccr1_val); + rsci_serial_out(port, CCR4, ccr4_val); + + ctrl =3D rsci_serial_in(port, FCR); + ctrl |=3D (FCR_RFRST | FCR_TFRST); + rsci_serial_out(port, FCR, ctrl); + + if (s->rx_trigger > 1) + rsci_scif_set_rtrg(port, s->rx_trigger); + + port->status &=3D ~UPSTAT_AUTOCTS; + s->autorts =3D false; + + if ((port->flags & UPF_HARD_FLOW) && (termios->c_cflag & CRTSCTS)) { + port->status |=3D UPSTAT_AUTOCTS; + s->autorts =3D true; + } + + rsci_init_pins(port, termios->c_cflag); + rsci_serial_out(port, CFCLR, CFCLR_CLRFLAG); + rsci_serial_out(port, FFCLR, FFCLR_DRC); + + ccr0_val |=3D CCR0_RE; + rsci_serial_out(port, CCR0, ccr0_val); + + if ((termios->c_cflag & CREAD) !=3D 0) rsci_start_rx(port); =20 uart_port_unlock_irqrestore(port, flags); sci_port_disable(s); + + if (UART_ENABLE_MS(port, termios->c_cflag)) + rsci_enable_ms(port); } =20 static int rsci_txfill(struct uart_port *port) @@ -193,13 +354,34 @@ static unsigned int rsci_tx_empty(struct uart_port *p= ort) =20 static void rsci_set_mctrl(struct uart_port *port, unsigned int mctrl) { - /* Not supported yet */ + if (mctrl & TIOCM_LOOP) { + /* Standard loopback mode */ + rsci_serial_out(port, CCR1, rsci_serial_in(port, CCR1) | CCR1_SPLP); + } } =20 static unsigned int rsci_get_mctrl(struct uart_port *port) { - /* Not supported yet */ - return 0; + struct sci_port *s =3D to_sci_port(port); + struct mctrl_gpios *gpios =3D s->gpios; + unsigned int mctrl =3D 0; + + mctrl_gpio_get(gpios, &mctrl); + + /* + * CTS/RTS is handled in hardware when supported, while nothing + * else is wired up. + */ + if (!mctrl_gpio_to_gpiod(gpios, UART_GPIO_CTS)) + mctrl |=3D TIOCM_CTS; + + if (!mctrl_gpio_to_gpiod(gpios, UART_GPIO_DSR)) + mctrl |=3D TIOCM_DSR; + + if (!mctrl_gpio_to_gpiod(gpios, UART_GPIO_DCD)) + mctrl |=3D TIOCM_CAR; + + return mctrl; } =20 static void rsci_clear_CFC(struct uart_port *port, unsigned int mask) @@ -329,7 +511,8 @@ static void rsci_receive_chars(struct uart_port *port) continue; } =20 - /* Store data and status. + /* + * Store data and status. * Non FIFO mode is not supported */ if (rdat & RDR_FFER) { @@ -363,6 +546,28 @@ static void rsci_receive_chars(struct uart_port *port) } } =20 +static void rsci_break_ctl(struct uart_port *port, int break_state) +{ + unsigned short ccr0_val, ccr1_val; + unsigned long flags; + + uart_port_lock_irqsave(port, &flags); + ccr1_val =3D rsci_serial_in(port, CCR1); + ccr0_val =3D rsci_serial_in(port, CCR0); + + if (break_state =3D=3D -1) { + ccr1_val =3D (ccr1_val | CCR1_SPB2IO) & ~CCR1_SPB2DT; + ccr0_val &=3D ~CCR0_TE; + } else { + ccr1_val =3D (ccr1_val | CCR1_SPB2DT) & ~CCR1_SPB2IO; + ccr0_val |=3D CCR0_TE; + } + + rsci_serial_out(port, CCR1, ccr1_val); + rsci_serial_out(port, CCR0, ccr0_val); + uart_port_unlock_irqrestore(port, flags); +} + static void rsci_poll_put_char(struct uart_port *port, unsigned char c) { u32 status; @@ -384,12 +589,21 @@ static void rsci_poll_put_char(struct uart_port *port= , unsigned char c) static void rsci_prepare_console_write(struct uart_port *port, u32 ctrl) { struct sci_port *s =3D to_sci_port(port); - u32 ctrl_temp =3D - s->params->param_bits->rxtx_enable | CCR0_TIE | - s->hscif_tot; + u32 ctrl_temp =3D s->params->param_bits->rxtx_enable; + + if (s->type =3D=3D RSCI_PORT_SCIF16) + ctrl_temp |=3D CCR0_TIE | s->hscif_tot; + rsci_serial_out(port, CCR0, ctrl_temp); } =20 +static void rsci_finish_console_write(struct uart_port *port, u32 ctrl) +{ + /* First set TE =3D 0 and then restore the CCR0 value */ + rsci_serial_out(port, CCR0, ctrl & ~CCR0_TE); + rsci_serial_out(port, CCR0, ctrl); +} + static const char *rsci_type(struct uart_port *port) { return "rsci"; @@ -419,6 +633,17 @@ static const struct sci_port_params_bits rsci_port_par= am_bits =3D { .poll_sent_bits =3D CSR_TDRE | CSR_TEND, }; =20 +static const struct sci_port_params rsci_rzg3e_port_params =3D { + .fifosize =3D 32, + .overrun_reg =3D CSR, + .overrun_mask =3D CSR_ORER, + .sampling_rate_mask =3D SCI_SR(32), + .error_mask =3D RSCI_DEFAULT_ERROR_MASK, + .error_clear =3D RSCI_ERROR_CLEAR, + .param_bits =3D &rsci_port_param_bits, + .common_regs =3D &rsci_common_regs, +}; + static const struct sci_port_params rsci_rzt2h_port_params =3D { .fifosize =3D 16, .overrun_reg =3D CSR, @@ -437,6 +662,8 @@ static const struct uart_ops rsci_uart_ops =3D { .start_tx =3D rsci_start_tx, .stop_tx =3D rsci_stop_tx, .stop_rx =3D rsci_stop_rx, + .enable_ms =3D rsci_enable_ms, + .break_ctl =3D rsci_break_ctl, .startup =3D sci_startup, .shutdown =3D sci_shutdown, .set_termios =3D rsci_set_termios, @@ -456,11 +683,19 @@ static const struct sci_port_ops rsci_port_ops =3D { .receive_chars =3D rsci_receive_chars, .poll_put_char =3D rsci_poll_put_char, .prepare_console_write =3D rsci_prepare_console_write, + .finish_console_write =3D rsci_finish_console_write, .suspend_regs_size =3D rsci_suspend_regs_size, .set_rtrg =3D rsci_scif_set_rtrg, .shutdown_complete =3D rsci_shutdown_complete, }; =20 +struct sci_of_data of_rsci_rzg3e_data =3D { + .type =3D RSCI_PORT_SCIF32, + .ops =3D &rsci_port_ops, + .uart_ops =3D &rsci_uart_ops, + .params =3D &rsci_rzg3e_port_params, +}; + struct sci_of_data of_rsci_rzt2h_data =3D { .type =3D RSCI_PORT_SCIF16, .ops =3D &rsci_port_ops, @@ -470,12 +705,19 @@ struct sci_of_data of_rsci_rzt2h_data =3D { =20 #ifdef CONFIG_SERIAL_SH_SCI_EARLYCON =20 +static int __init rsci_rzg3e_early_console_setup(struct earlycon_device *d= evice, + const char *opt) +{ + return scix_early_console_setup(device, &of_rsci_rzg3e_data); +} + static int __init rsci_rzt2h_early_console_setup(struct earlycon_device *d= evice, const char *opt) { return scix_early_console_setup(device, &of_rsci_rzt2h_data); } =20 +OF_EARLYCON_DECLARE(rsci, "renesas,r9a09g047-rsci", rsci_rzg3e_early_conso= le_setup); OF_EARLYCON_DECLARE(rsci, "renesas,r9a09g077-rsci", rsci_rzt2h_early_conso= le_setup); =20 #endif /* CONFIG_SERIAL_SH_SCI_EARLYCON */ diff --git a/drivers/tty/serial/rsci.h b/drivers/tty/serial/rsci.h index 9547148e8bd1..2aa2ba3973ee 100644 --- a/drivers/tty/serial/rsci.h +++ b/drivers/tty/serial/rsci.h @@ -5,6 +5,7 @@ =20 #include "sh-sci-common.h" =20 +extern struct sci_of_data of_rsci_rzg3e_data; extern struct sci_of_data of_rsci_rzt2h_data; =20 #endif /* __RSCI_H__ */ diff --git a/drivers/tty/serial/sh-sci.c b/drivers/tty/serial/sh-sci.c index 677293115f1e..a75d2113752b 100644 --- a/drivers/tty/serial/sh-sci.c +++ b/drivers/tty/serial/sh-sci.c @@ -3329,6 +3329,7 @@ static int sci_init_single(struct platform_device *de= v, sci_port->rx_trigger =3D 64; break; case PORT_SCIFA: + case RSCI_PORT_SCIF32: sci_port->rx_trigger =3D 32; break; case PORT_SCIF: @@ -3662,6 +3663,10 @@ static const struct of_device_id of_sci_match[] __ma= ybe_unused =3D { .data =3D &of_sci_scif_rzv2h, }, #ifdef CONFIG_SERIAL_RSCI + { + .compatible =3D "renesas,r9a09g047-rsci", + .data =3D &of_rsci_rzg3e_data, + }, { .compatible =3D "renesas,r9a09g077-rsci", .data =3D &of_rsci_rzt2h_data, --=20 2.43.0