From nobody Tue Dec 2 00:05:06 2025 Received: from mail.0la.ch (mail.0la.ch [78.47.82.197]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id D7AE71F584C for ; Wed, 26 Nov 2025 06:54:19 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=78.47.82.197 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1764140061; cv=none; b=oh94IIGgnJfglVBwWJAiCY+orq/Y23rv1mGzAS+9835rB6HVBY4hd793R90ZriLm6wiGK3iJ9CFW6mFxmiIpz0zNwJkGIRMbqC/uVDGBVSU0JfMwqaYTL/JtxnNxo19/8Ihmj50OiVXyG1m+BuTot7GLEOD8bChNi8J4ZBw94kM= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1764140061; c=relaxed/simple; bh=KFWXGfmi2VZlA9afnAnRHedV9RSiv6UUzXer7Dxp1O8=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=V8j7d/0exuOGaHarMvObpG1Rj1D2xSwfby093woVj5qAO/IWF/OTcdiLyeJcTMmcXZ/Yn7URoqbohbN4X+aG/0ohbysLrYjdQpAAIpIA7NMaypQVjo8OuL27XyJPhdnEF4VHaQ3bjnN0jhNKQhfjjkZma2k7IXN3wSyLBLmQ+js= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=lach.pw; spf=pass smtp.mailfrom=lach.pw; dkim=pass (2048-bit key) header.d=lach.pw header.i=@lach.pw header.b=SMiVNYlV; dkim=permerror (0-bit key) header.d=lach.pw header.i=@lach.pw header.b=oK2LcBfG; arc=none smtp.client-ip=78.47.82.197 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=lach.pw Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=lach.pw Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=lach.pw header.i=@lach.pw header.b="SMiVNYlV"; dkim=permerror (0-bit key) header.d=lach.pw header.i=@lach.pw header.b="oK2LcBfG" DKIM-Signature: v=1; a=rsa-sha256; s=202502r; d=lach.pw; c=relaxed/relaxed; h=Message-ID:Date:Subject:To:From; t=1764139912; bh=qXRzwbpBEelV+7gq1ImfvH+ 6+TteQii+3ZvIXTpjkPE=; b=SMiVNYlVdMYtV0nXXRtPkyT+wiTITqsVI/3PMtg7ILihIVQIXW XtBFZQZxVnKsKtWCyqRPXW4ToD/UZDL9vpUYYOg1nETP5uRmHuSGkipigJBVvi+IigR9Q+457EU 3NWcefSO5+KgQW52ybHFtele5F+LoorN3k1yBAQeMc+Susa2NP7GrjX8dxLhsoMN8y/+M1R12uQ Xo5LKfTa0wQzKgzALie2H7WoPOnY1i//sm3wVBHEilsYFlcjzAbBsbR9lV0sXXFZNjFju7MxTuo xqBg+KqQEJjxACm8pYYKVGShJJeLGolsajCQtNf7uNR6lfbuOwgTI1pHAAoKFTYXfiA==; DKIM-Signature: v=1; a=ed25519-sha256; s=202502e; d=lach.pw; c=relaxed/relaxed; h=Message-ID:Date:Subject:To:From; t=1764139912; bh=qXRzwbpBEelV+7gq1ImfvH+ 6+TteQii+3ZvIXTpjkPE=; b=oK2LcBfGVOWeW0tVPFpbsAiiCkwaajze3NnYTvW5hGm3l36amg l3C2UemXaYjz5c/fWeV0HfGLZW0H/wHDUVCA==; From: Yaroslav Bolyukin To: =?UTF-8?q?Ville=20Syrj=C3=A4l=C3=A4?= , Maarten Lankhorst , Maxime Ripard , Thomas Zimmermann , David Airlie , Simona Vetter Cc: Harry Wentland , Leo Li , Rodrigo Siqueira , Alex Deucher , =?UTF-8?q?Christian=20K=C3=B6nig?= , Wayne Lin , amd-gfx@lists.freedesktop.org, linux-kernel@vger.kernel.org, dri-devel@lists.freedesktop.org, Yaroslav Bolyukin Subject: [PATCH v6 4/7] drm/edid: parse DSC DPP passthru support flag for mode VII timings Date: Wed, 26 Nov 2025 07:51:23 +0100 Message-ID: <20251126065126.54016-5-iam@lach.pw> X-Mailer: git-send-email 2.51.2 In-Reply-To: <20251126065126.54016-1-iam@lach.pw> References: <20251126065126.54016-1-iam@lach.pw> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Signed-off-by: Yaroslav Bolyukin --- drivers/gpu/drm/drm_displayid_internal.h | 2 ++ drivers/gpu/drm/drm_edid.c | 12 ++++++++---- include/drm/drm_modes.h | 10 ++++++++++ 3 files changed, 20 insertions(+), 4 deletions(-) diff --git a/drivers/gpu/drm/drm_displayid_internal.h b/drivers/gpu/drm/drm= _displayid_internal.h index 72f107ae832f..724174b429f2 100644 --- a/drivers/gpu/drm/drm_displayid_internal.h +++ b/drivers/gpu/drm/drm_displayid_internal.h @@ -97,6 +97,7 @@ struct displayid_header { u8 ext_count; } __packed; =20 +#define DISPLAYID_BLOCK_REV GENMASK(2, 0) struct displayid_block { u8 tag; u8 rev; @@ -125,6 +126,7 @@ struct displayid_detailed_timings_1 { __le16 vsw; } __packed; =20 +#define DISPLAYID_BLOCK_PASSTHROUGH_TIMINGS_SUPPORT BIT(3) struct displayid_detailed_timing_block { struct displayid_block base; struct displayid_detailed_timings_1 timings[]; diff --git a/drivers/gpu/drm/drm_edid.c b/drivers/gpu/drm/drm_edid.c index 348aa31aea1b..72a94b1713e2 100644 --- a/drivers/gpu/drm/drm_edid.c +++ b/drivers/gpu/drm/drm_edid.c @@ -6792,8 +6792,8 @@ static void update_display_info(struct drm_connector = *connector, } =20 static struct drm_display_mode *drm_mode_displayid_detailed(struct drm_dev= ice *dev, - const struct displayid_detailed_timings_1 *timings, - bool type_7) + const struct displayid_block *block, + const struct displayid_detailed_timings_1 *timings) { struct drm_display_mode *mode; unsigned int pixel_clock =3D (timings->pixel_clock[0] | @@ -6809,11 +6809,16 @@ static struct drm_display_mode *drm_mode_displayid_= detailed(struct drm_device *d unsigned int vsync_width =3D le16_to_cpu(timings->vsw) + 1; bool hsync_positive =3D le16_to_cpu(timings->hsync) & (1 << 15); bool vsync_positive =3D le16_to_cpu(timings->vsync) & (1 << 15); + bool type_7 =3D block->tag =3D=3D DATA_BLOCK_2_TYPE_7_DETAILED_TIMING; =20 mode =3D drm_mode_create(dev); if (!mode) return NULL; =20 + if (type_7 && FIELD_GET(DISPLAYID_BLOCK_REV, block->rev) >=3D 1) + mode->dsc_passthrough_timings_support =3D + !!(block->rev & DISPLAYID_BLOCK_PASSTHROUGH_TIMINGS_SUPPORT); + /* resolution is kHz for type VII, and 10 kHz for type I */ mode->clock =3D type_7 ? pixel_clock : pixel_clock * 10; mode->hdisplay =3D hactive; @@ -6846,7 +6851,6 @@ static int add_displayid_detailed_1_modes(struct drm_= connector *connector, int num_timings; struct drm_display_mode *newmode; int num_modes =3D 0; - bool type_7 =3D block->tag =3D=3D DATA_BLOCK_2_TYPE_7_DETAILED_TIMING; /* blocks must be multiple of 20 bytes length */ if (block->num_bytes % 20) return 0; @@ -6855,7 +6859,7 @@ static int add_displayid_detailed_1_modes(struct drm_= connector *connector, for (i =3D 0; i < num_timings; i++) { struct displayid_detailed_timings_1 *timings =3D &det->timings[i]; =20 - newmode =3D drm_mode_displayid_detailed(connector->dev, timings, type_7); + newmode =3D drm_mode_displayid_detailed(connector->dev, block, timings); if (!newmode) continue; =20 diff --git a/include/drm/drm_modes.h b/include/drm/drm_modes.h index b9bb92e4b029..312e5c03af9a 100644 --- a/include/drm/drm_modes.h +++ b/include/drm/drm_modes.h @@ -417,6 +417,16 @@ struct drm_display_mode { */ enum hdmi_picture_aspect picture_aspect_ratio; =20 + /** + * @dsc_passthrough_timing_support: + * + * Indicates whether this mode timing descriptor is supported + * with specific target DSC bits per pixel only. + * + * VESA vendor-specific data block shall exist with the relevant + * DSC bits per pixel declaration when this flag is set to true. + */ + bool dsc_passthrough_timings_support; }; =20 /** --=20 2.51.2