From nobody Tue Dec 2 00:02:40 2025 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 6FB5E30E83F for ; Wed, 26 Nov 2025 05:13:43 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1764134027; cv=none; b=Ecl2r/mWhz4XYTGiOLPGCcRjPAiIvQLtc9SXJVsQwgWb3foDKrvtekSNJy7vV5CGDOj+jQ2s36ijU+fN695M+ph6y62U3WzgDNQzzgSlMCWpCuIFlxXk1Yfzw9TyzB8CEfovq9JwkcE30d4xETrhpo+1idLZjX8oCpe7MmoiOLE= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1764134027; c=relaxed/simple; bh=Mjr3Uq5yLFh/qgABCSff6VcI7sqTN5uXjj3NPpSl7us=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=DOWj7XoZYJQwPAdc+MkdAIh4L0FZ5aR8DEGuRS8l26op41hTYl5IlRRqTo92Xsqi5gt0P0yCtPiMv2Qa1gEpRZSYropdBXKce7b0Z5V34LLCmD67wmNsHG7ZRgx8R0AANSVHbVxDI8cmlAOJtJ1pMzNDGI3AQ0DP5+Y1D6c/Lvs= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=N4UcXV6Z; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=KX5IEF9+; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="N4UcXV6Z"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="KX5IEF9+" Received: from pps.filterd (m0279873.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 5AQ52wo32726797 for ; Wed, 26 Nov 2025 05:13:42 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= x5sWxNbDVr+10c9u1k51VriM1dvH8KtZLvCkbTT9Z24=; b=N4UcXV6ZEMi6ooLl /sogQnv/YOPUIuTTUYwmDRRUA/B1ZSXj2y6YWbKMXW7zABk1tucKluG6h5hMmswm BG9diQy8ls/bxLt2NgdjdXPWnJVi/r2mwWczzGALJbmJxaw5RV/KCiqRwCL1mgbu v4MIdruoL3RVE20PYW5SvKRpVl6r1YlJXntww9w7fCVe6oDzN6b8OUZ4qq55FmM+ wooH7HEJ4QNejyuU7UHVevEVe6TeSvGQHIizafllNIPHtz8WXJWIzdlLI/D3/Aay ybYUDm5GJbiRBHItE0rSlPerhTRuCHh1R8M97kxhNuueboLhbluo8SQ14AIEvkpS jp95gg== Received: from mail-pl1-f198.google.com (mail-pl1-f198.google.com [209.85.214.198]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4an8rvu7p5-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Wed, 26 Nov 2025 05:13:41 +0000 (GMT) Received: by mail-pl1-f198.google.com with SMTP id d9443c01a7336-29b760316a8so53440585ad.2 for ; Tue, 25 Nov 2025 21:13:40 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1764134013; x=1764738813; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=x5sWxNbDVr+10c9u1k51VriM1dvH8KtZLvCkbTT9Z24=; b=KX5IEF9+8PT0arox2idLpNppnsDYpMpw+polrPvnIOzQIxpCCWa8CmFg0WMjnJdrXi aeRGXy+AqW7B6cMQMk2qzHL9ovdNaPn544bFZA3wGvNKVTG0NIZch2bLx/u9eOK6uxDJ GSVwYpTs4Tgc1xF6ChAEZQs/iMkiL+E+7SK1SexQh9/baHcUpIR5MZteYyv1wJgrSVkO Upu5KXWwnBHacIivpBJ9l0dIRxrk3wNm7PIFZEeX+YGCfqX6rUCk5rqxv8/vgJ5lGaac FZeol77aJXe3Rd2QPxxA07DyCbLbCgFsn58GYcPL/XHDxQ97in9VR6dwlEsWP+OZ1o4L Q+8Q== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1764134013; x=1764738813; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=x5sWxNbDVr+10c9u1k51VriM1dvH8KtZLvCkbTT9Z24=; b=pZ1mLQizyJSL3COVeSkROVwg/Nl9XBuCwB3UYviO3WGtWSgb6pwnaQxSElOrfzqeiZ yVeQNucYf1PBTj4ubjIRyGFPSf03iCTqkolbgR3jxhXDzx7rSMTxGhIY0t5EgSe+ZiyZ ZMoj+pQbAuW3es6y3EjG77ZotUGgihZEQp+bXJ4xJGAcg5TQSLFdEn2EQ0crS/FRmYGp 5SE72U9QezH04KTVPojSuIE3aaYHwXSE+6agFSneP+CNnJpIn557sCgaXDv6eX7O9Oqr 40Esg1/a6qWD0jF1QNlhhQISDAxqlEzYSLlL7zQG5fjRymNJqFENVIULyYtweqQGhSq0 efyQ== X-Forwarded-Encrypted: i=1; AJvYcCULk9pqiCqmXpXYvoQAZ7C0CUk8W0whpb9J7P5O5mS+owYWMEZoenaixeRzrg7/unBfiowv4kUC53wJBKs=@vger.kernel.org X-Gm-Message-State: AOJu0YwZwXeX/yUIYJ0fysrCjTWD4tv3p5G6bdvJym3L6aMKgrTNxZPd oDFnW1U9UvA1+NeOPvaQ9nhEMHh1x7Fb72dmC/BJctOHDUtMIq7I3z2kQGyb9Th4G2eilXVuHm8 tbnIosu4mWRm7jgoeYYxO5ocGW/lCjAfQHwp2XiqM6SfD7vZrRGJRgpqT5WUrdCyymVHGMWDjEM M= X-Gm-Gg: ASbGncvhwJ6gkRnb0U7FNCPmjOeTmttN71XZAa8QQoqnlmwn6FBzldyAg/JiHj5BYg9 qUygFzGyFfk4EfyP881gcC6Mysn7G8UbXGe8smTLTAJ6vUznmyDasUsMJPEryUL3h1ABlagRnqX UyqMKOLEmnnZxYtiPSCTqg31ULtPxqU5aXqRqRbYW3OsHQhqnMTzZz0ubOB3Iw0WU4HOYSV7gFJ /oYVs4jOtg82xdgO8mdkIzzZYm1cMCbRX3UFqIKDWbZukfGEHWr1UBiiSjzFNiCPnyegtX58LWR Wey7J0u8HTWBTnP2YcX1Y8SSpV+rRKcps43e1OA4FLoaw4tVuBMA9g5kGCSR/5FIVmyIczh+JXs qAV2J0iq+0geNIrYi9lAPHkj9XDa4Xxbooiwz8PEKwFs+ X-Received: by 2002:a17:902:ccca:b0:297:f2e7:96f3 with SMTP id d9443c01a7336-29b6c6b693cmr220351415ad.50.1764134012786; Tue, 25 Nov 2025 21:13:32 -0800 (PST) X-Google-Smtp-Source: AGHT+IFexRh2WeqBUK/mStfH2nv4fzK3NCPdAJpCb5WJtPLYEs3zPnC4ZSuNPqcRCnF+VCdOBCW7IA== X-Received: by 2002:a17:902:ccca:b0:297:f2e7:96f3 with SMTP id d9443c01a7336-29b6c6b693cmr220351005ad.50.1764134012304; Tue, 25 Nov 2025 21:13:32 -0800 (PST) Received: from hu-jprakash-hyd.qualcomm.com ([202.46.22.19]) by smtp.gmail.com with ESMTPSA id d9443c01a7336-29b5b13a870sm183591315ad.34.2025.11.25.21.13.28 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 25 Nov 2025 21:13:32 -0800 (PST) From: Jishnu Prakash Date: Wed, 26 Nov 2025 10:42:54 +0530 Subject: [PATCH v5 2/3] dt-bindings: spmi: add support for glymur-spmi-pmic-arb (arbiter v8) Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20251126-pmic_arb_v8-v5-2-4dd8dc5dc5a1@oss.qualcomm.com> References: <20251126-pmic_arb_v8-v5-0-4dd8dc5dc5a1@oss.qualcomm.com> In-Reply-To: <20251126-pmic_arb_v8-v5-0-4dd8dc5dc5a1@oss.qualcomm.com> To: Stephen Boyd , Rob Herring , Krzysztof Kozlowski , Conor Dooley , David Collins , konrad.dybcio@oss.qualcomm.com Cc: linux-arm-msm@vger.kernel.org, linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, Jishnu Prakash , aiqun.yu@oss.qualcomm.com, kamal.wadhwa@oss.qualcomm.com, Pankaj Patil , Jingyi Wang X-Mailer: b4 0.14.3 X-Developer-Signature: v=1; a=ed25519-sha256; t=1764133999; l=5772; i=jishnu.prakash@oss.qualcomm.com; s=20251014; h=from:subject:message-id; bh=Mjr3Uq5yLFh/qgABCSff6VcI7sqTN5uXjj3NPpSl7us=; b=IduOHIhVyyDWu0SM7MNUPgJ8fx5hreQA7iRY1Xp9s/8rDNtLyP67R2WCz71GzSRt/dALW4uVy Gw/ZYYRwLuDC69etygaW+wbDDMvQajoMcw8ssTSJC+21lhf+kyBF8LU X-Developer-Key: i=jishnu.prakash@oss.qualcomm.com; a=ed25519; pk=g89pXdLVwRjdTeQ+uX1QzvBO346E3hQAc1N7fcTXgmk= X-Proofpoint-ORIG-GUID: qpG0OrY55B2T-uJgbAVPa6LO3ojTMyJv X-Proofpoint-Spam-Details-Enc: AW1haW4tMjUxMTI2MDA0MCBTYWx0ZWRfX78gtlkHpQpop PImDbgkEZroJj3PzEwP7CI2e1QKEy8crCAsddy0gTHAVKAosx1ahBbKyfbdvLFuJNSweneD8sLH /5DtujgXeSwBzo0FZkRI+oNmKxWzX1vyhja5+c9seSNj4FXcmU3Kl5nJqwUiIHwc9o3WgS2lzTL ZUIx7c7q9dMU18RuWqpGC6dbKdnQe1yReaiWwf+8DvZa6ewvpob/BKOJQ0terVYADqOoAzNiEYf CpZKmVpP2FloFe+zTee9q76At35gV017Y3SfXTAXJvFQcwGYiDHMpOKsZ42gnqaL8wiJCUk4RCW +dBfKT33JJsMxsGybPCSKwrAJzCR2pB/RHFkrPddUGF6tevu6/4OsvWYJqT933jnpdeSzRtX2wc IbZn/ANKxJmmwR7EoHj6mMHLspg9KQ== X-Proofpoint-GUID: qpG0OrY55B2T-uJgbAVPa6LO3ojTMyJv X-Authority-Analysis: v=2.4 cv=Ushu9uwB c=1 sm=1 tr=0 ts=69268c86 cx=c_pps a=MTSHoo12Qbhz2p7MsH1ifg==:117 a=fChuTYTh2wq5r3m49p7fHw==:17 a=IkcTkHD0fZMA:10 a=6UeiqGixMTsA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=gEfo2CItAAAA:8 a=EUspDBNiAAAA:8 a=VwQbUJbxAAAA:8 a=t41Tp4pyULMMg2XcS3IA:9 a=QEXdDO2ut3YA:10 a=GvdueXVYPmCkWapjIL-Q:22 a=sptkURWiP4Gy88Gu7hUp:22 X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1121,Hydra:6.1.9,FMLib:17.12.100.49 definitions=2025-11-25_02,2025-11-25_01,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 clxscore=1015 phishscore=0 bulkscore=0 malwarescore=0 spamscore=0 suspectscore=0 adultscore=0 lowpriorityscore=0 priorityscore=1501 impostorscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2510240001 definitions=main-2511260040 SPMI PMIC Arbiter version 8 builds upon version 7 with support for up to four SPMI buses. To achieve this, the register map was slightly rearranged. Add a new binding file and compatible string for version 8 using the name 'glymur' as the Qualcomm Technologies, Inc. Glymur SoC is the first one to use PMIC arbiter version 8. This specifies the new register ranges needed only for version 8. Also document SPMI PMIC Arbiter for Qualcomm Kaanapali SoC, by adding fallback to Glymur compatible string, as it too has version 8 functionality. Signed-off-by: David Collins Signed-off-by: Pankaj Patil Signed-off-by: Kamal Wadhwa Signed-off-by: Jingyi Wang Reviewed-by: Rob Herring (Arm) Signed-off-by: Jishnu Prakash --- .../bindings/spmi/qcom,glymur-spmi-pmic-arb.yaml | 150 +++++++++++++++++= ++++ 1 file changed, 150 insertions(+) diff --git a/Documentation/devicetree/bindings/spmi/qcom,glymur-spmi-pmic-a= rb.yaml b/Documentation/devicetree/bindings/spmi/qcom,glymur-spmi-pmic-arb.= yaml new file mode 100644 index 000000000000..3b5005b96c6d --- /dev/null +++ b/Documentation/devicetree/bindings/spmi/qcom,glymur-spmi-pmic-arb.yaml @@ -0,0 +1,150 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/spmi/qcom,glymur-spmi-pmic-arb.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Qualcomm Technologies, Inc. Glymur SPMI Controller (PMIC Arbiter v8) + +maintainers: + - David Collins + +description: | + The Glymur SPMI PMIC Arbiter implements HW version 8 and it's an SPMI + controller with wrapping arbitration logic to allow for multiple on-chip + devices to control up to 4 SPMI separate buses. + + The PMIC Arbiter can also act as an interrupt controller, providing inte= rrupts + to slave devices. + +allOf: + - $ref: /schemas/spmi/qcom,spmi-pmic-arb-common.yaml + +properties: + compatible: + oneOf: + - items: + - enum: + - qcom,kaanapali-spmi-pmic-arb + - const: qcom,glymur-spmi-pmic-arb + - enum: + - qcom,glymur-spmi-pmic-arb + + reg: + items: + - description: core registers + - description: tx-channel per virtual slave registers + - description: rx-channel (called observer) per virtual slave regist= ers + - description: channel to PMIC peripheral mapping registers + + reg-names: + items: + - const: core + - const: chnls + - const: obsrvr + - const: chnl_map + + ranges: true + + '#address-cells': + const: 2 + + '#size-cells': + const: 2 + +patternProperties: + "^spmi@[a-f0-9]+$": + type: object + $ref: /schemas/spmi/spmi.yaml + unevaluatedProperties: false + + properties: + reg: + items: + - description: configuration registers + - description: interrupt controller registers + - description: channel owner EE mapping registers + + reg-names: + items: + - const: cnfg + - const: intr + - const: chnl_owner + + interrupts: + maxItems: 1 + + interrupt-names: + const: periph_irq + + interrupt-controller: true + + '#interrupt-cells': + const: 4 + description: | + cell 1: slave ID for the requested interrupt (0-15) + cell 2: peripheral ID for requested interrupt (0-255) + cell 3: the requested peripheral interrupt (0-7) + cell 4: interrupt flags indicating level-sense information, + as defined in dt-bindings/interrupt-controller/irq.h + +required: + - compatible + - reg-names + +unevaluatedProperties: false + +examples: + - | + #include + + soc { + #address-cells =3D <2>; + #size-cells =3D <2>; + + arbiter@c400000 { + compatible =3D "qcom,glymur-spmi-pmic-arb"; + reg =3D <0x0 0xc400000 0x0 0x3000>, + <0x0 0xc900000 0x0 0x400000>, + <0x0 0xc4c0000 0x0 0x400000>, + <0x0 0xc403000 0x0 0x8000>; + reg-names =3D "core", "chnls", "obsrvr", "chnl_map"; + + qcom,ee =3D <0>; + qcom,channel =3D <0>; + + #address-cells =3D <2>; + #size-cells =3D <2>; + ranges; + + spmi@c426000 { + reg =3D <0x0 0xc426000 0x0 0x4000>, + <0x0 0xc8c0000 0x0 0x10000>, + <0x0 0xc42a000 0x0 0x8000>; + reg-names =3D "cnfg", "intr", "chnl_owner"; + + interrupts-extended =3D <&pdc 1 IRQ_TYPE_LEVEL_HIGH>; + interrupt-names =3D "periph_irq"; + interrupt-controller; + #interrupt-cells =3D <4>; + + #address-cells =3D <2>; + #size-cells =3D <0>; + }; + + spmi@c437000 { + reg =3D <0x0 0xc437000 0x0 0x4000>, + <0x0 0xc8d0000 0x0 0x10000>, + <0x0 0xc43b000 0x0 0x8000>; + reg-names =3D "cnfg", "intr", "chnl_owner"; + + interrupts-extended =3D <&pdc 3 IRQ_TYPE_LEVEL_HIGH>; + interrupt-names =3D "periph_irq"; + interrupt-controller; + #interrupt-cells =3D <4>; + + #address-cells =3D <2>; + #size-cells =3D <0>; + }; + }; + }; --=20 2.25.1