From nobody Mon Dec 1 23:02:19 2025 Received: from esa.microchip.iphmx.com (esa.microchip.iphmx.com [68.232.153.233]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id A27FC305068 for ; Wed, 26 Nov 2025 14:46:36 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=68.232.153.233 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1764168398; cv=none; b=dVGAQijlf23Xzze1ki+FEie0zkaMBX4Mtkl1W/kfuA4rYy93R2XYVUSY7+QD185qKBb+7LNstVqsMpJnA7U4JItGAMQui8FEZiOww7CYZ9TQ8EhJeqYwNsVmOMUC7uO1UJ/Gz/K4jt+bRIFJO9IcBq5gcRCSBYo8/ImB4QIjzfA= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1764168398; c=relaxed/simple; bh=mZKG+/eS2G9qULlqROzuv2ztJH/K/0BpzfBbfPbnMYQ=; h=From:Date:Subject:MIME-Version:Content-Type:Message-ID:References: In-Reply-To:To:CC; b=rnrxPle2KtFggCae0HYgizgIVy0VgDi1r3zkDhNUv1dcJbkaaFaUkO0VliP0cMD5nNi7U0AZhHf7QKxl9sb+5hIrzOz8dbr+2A4Rt4XeqjT4WF62uRs/cx6UDpzbamrcTNZ6MNqY5UWS7OKQPFLFTUP44/PtANDkdCsDhDOe9JQ= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=microchip.com; spf=pass smtp.mailfrom=microchip.com; dkim=pass (2048-bit key) header.d=microchip.com header.i=@microchip.com header.b=1QMPBMOD; arc=none smtp.client-ip=68.232.153.233 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=microchip.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=microchip.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=microchip.com header.i=@microchip.com header.b="1QMPBMOD" DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=microchip.com; i=@microchip.com; q=dns/txt; s=mchp; t=1764168396; x=1795704396; h=from:date:subject:mime-version:content-transfer-encoding: message-id:references:in-reply-to:to:cc; bh=mZKG+/eS2G9qULlqROzuv2ztJH/K/0BpzfBbfPbnMYQ=; b=1QMPBMODfbSkuDUQnrNxnMZBNnPrdra2coTG4lYuiipyiGjgth+Lvn+5 1vNsgSMDLKR+NI31xMdAdmampaYOejXdNuTd34xjq7DkxDIyJ8Qo6MvIO 9Foj7xBchWGWVPXrvZewR9XlV4FxQE5bLg3EF7oxfCl6tsTQ6L2UpJlTd cjlkzMEpI3Za2MnNw/QTn9/RmsTk651JVxlaUKsBbEq9I7KtTp5F5ziuN 4GfSE0uFcPNASvirM8GbJiIci0l5X/mAt2h4YVH8F3f6INNpWrjnLCdlQ qFhBoGk59ANO3KONLmB2Hm8Mhye7+nuAHWuIh2Y1lNug/7AjYUqFGEgcr g==; X-CSE-ConnectionGUID: E0+1SGJ4QVKpwD0EtjIQkQ== X-CSE-MsgGUID: DdX36EvCQT2LOq9szWOdOg== X-IronPort-AV: E=Sophos;i="6.20,228,1758610800"; d="scan'208";a="56295470" X-Amp-Result: SKIPPED(no attachment in message) Received: from unknown (HELO email.microchip.com) ([170.129.1.10]) by esa1.microchip.iphmx.com with ESMTP/TLS/ECDHE-RSA-AES128-GCM-SHA256; 26 Nov 2025 07:46:33 -0700 Received: from chn-vm-ex04.mchp-main.com (10.10.85.152) by chn-vm-ex02.mchp-main.com (10.10.85.144) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.58; Wed, 26 Nov 2025 07:46:12 -0700 Received: from [127.0.0.1] (10.10.85.11) by chn-vm-ex04.mchp-main.com (10.10.85.152) with Microsoft SMTP Server id 15.1.2507.58 via Frontend Transport; Wed, 26 Nov 2025 07:46:10 -0700 From: Ludovic Desroches Date: Wed, 26 Nov 2025 15:44:45 +0100 Subject: [PATCH 2/3] drm/gem-shmem: revert the 8-byte alignment constraint Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-ID: <20251126-lcd_pitch_alignment-v1-2-991610a1e369@microchip.com> References: <20251126-lcd_pitch_alignment-v1-0-991610a1e369@microchip.com> In-Reply-To: <20251126-lcd_pitch_alignment-v1-0-991610a1e369@microchip.com> To: Maarten Lankhorst , Maxime Ripard , Thomas Zimmermann , David Airlie , Simona Vetter CC: , , "Ludovic Desroches" X-Mailer: b4 0.14.2 X-Developer-Signature: v=1; a=openpgp-sha256; l=991; i=ludovic.desroches@microchip.com; h=from:subject:message-id; bh=mZKG+/eS2G9qULlqROzuv2ztJH/K/0BpzfBbfPbnMYQ=; b=owEBbQKS/ZANAwAKAT455hP3e2QtAcsmYgBpJxKv119tSwX4wxvnRjRVST7eCb3x4zwxivfzQ FudU8CaPdqJAjMEAAEKAB0WIQQAMEvJiWmsW41tNU0+OeYT93tkLQUCaScSrwAKCRA+OeYT93tk LUIoD/0b08HK6m4MVer5nCcnjIMqlPdzwUT9MLbaAWSoODuzsOZrkQXg67Xthyfb9NhaMVIlP+I u8aH2Zqts6H8lnBBUn1BZXmPixiCnmOk0bWleEE2+Ik0rEEOp58PhD8AK/oxOzBDy7p9sI5WPeQ 1HAMsTfTXKd7vOIvXX0YQphQolwruMDsPYimeHn3LhtuGDS2+JK//eknay3zx3OiCCZqrTUiLyG /IVSDFfacsXQtx8+SGs18/MB9kstPxu3MZZtg8+c/qLIld86WSusY8mQ3YC7I85xGS1/wa2Bxg/ l7wX+f4RVdKdZZ5mTRLxyD5de0DvjyNdaRehLwvX9izuxYRGFcw/NU/oCYELeAXzp0RcNVFgYtv Qg6jrpjTfQ90CIYDLd2McHdy9Mc7AsoeT7m23iVp9RCK2Qi+Xx+rEXysoyJcJMWgsL9c+ZmzmEl 1H68Bsv4L/p2e3+8qhspDW+h+oUEww/cUM0vNDESQqy+ggouRYB2zhgAyEJmOoJ7Nr1ZZFKp8si Ku/F/MawlPYatE6fDAVhuXonVEpKbwwN9nKMrXBtqB/4RAKX2ZsswJj5s8uFjCIDi2xPGsbH6Nv y6FjlG52VcEL1jWVEtODWp42TxzuLwbtFCR8PoaOLsH3+9fNAWYcljWpTaSSlIXynWmarVZ58In GLpjGVAeGrdq/rg== X-Developer-Key: i=ludovic.desroches@microchip.com; a=openpgp; fpr=665BAA7297BE089A28B77696E332995F09DCC11A Using drm_mode_size_dumb() to compute the size of dumb buffers introduced an 8-byte alignment constraint on the pitch that wasn=E2=80=99t present bef= ore. Let=E2=80=99s remove this constraint, which isn=E2=80=99t necessarily requi= red and may cause buffers to be allocated larger than needed. Signed-off-by: Ludovic Desroches --- drivers/gpu/drm/drm_gem_shmem_helper.c | 2 +- 1 file changed, 1 insertion(+), 1 deletion(-) diff --git a/drivers/gpu/drm/drm_gem_shmem_helper.c b/drivers/gpu/drm/drm_g= em_shmem_helper.c index dc94a27710e5f48839a5d2e9e9ea5152ff22e438..93b9cff89080f94e5d6e4663ef6= 42b4c36e93c71 100644 --- a/drivers/gpu/drm/drm_gem_shmem_helper.c +++ b/drivers/gpu/drm/drm_gem_shmem_helper.c @@ -559,7 +559,7 @@ int drm_gem_shmem_dumb_create(struct drm_file *file, st= ruct drm_device *dev, { int ret; =20 - ret =3D drm_mode_size_dumb(dev, args, SZ_8, 0); + ret =3D drm_mode_size_dumb(dev, args, 0, 0); if (ret) return ret; =20 --=20 2.51.0