From nobody Tue Dec 2 00:04:37 2025 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id AB05D314D1A; Tue, 25 Nov 2025 10:56:49 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1764068211; cv=none; b=FD4BcadzTHh8lpiUm9pcZ2XM6y2ASZp0iujyMHjnJuPh+CZfcn6COWTU46f1pEFXq++GGgZXr669WEqEvYqPMjvK5sag/lwbKQNCc063FAGqw3ofppp7Kg9sh5O8D7bDue4htpxWJFbXtjUrtJunZ+HL5T7td0WhELNFlLjdThk= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1764068211; c=relaxed/simple; bh=jABcqQjE0yhkM3zQcCVkrUwyI/52DVqlu4Rpr0vqoiQ=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=WnrXg1GIAvIDN7KL+ONYQtt53mSqUXn0StrYm1izKqmvnrfJRQu34HpAmvii3weKn8fieI7AgyUG5uaHuzdHw3BWOAxcZs1fE8Z1w7V6wuPccYMojvAy38lDMZt5MZhCv3GxOKnhTnKdtnk1PFTvVeeLWnLxkcpardhhia+fdTU= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com; spf=pass smtp.mailfrom=qualcomm.com; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b=O1tWbg8L; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b="O1tWbg8L" Received: from pps.filterd (m0279867.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 5AP9xXnm2651096; Tue, 25 Nov 2025 10:56:31 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h= cc:content-transfer-encoding:date:from:in-reply-to:message-id :mime-version:references:subject:to; s=qcppdkim1; bh=RFEdqmwxv4p OJsiiFhS4oAK1y8+i/9/7lIO/EJIcd/A=; b=O1tWbg8Ln5JwscVqaKERyp8PB+I Fzgl7JDW2ohpLChB6u5VjpT/fXIT2PuNCiayRkkn1BgTPvHSa5XbqDNhVOD8H0J5 lL0vBk8eV3t1O+FXCOtbie9T5PJGDwIP8MMcj3QOkoSdCG1cnrhmWIKo+gLqbPs0 jfJnqsTK8B84zRRyV5yp/uHXTcOivTWak5VYqRGNn7QRJIySnDFgTSdL5YRg94X2 ydjUuwHRO/1d8cErVV4yBf08AC7GknxOL9dhsY15PeGqmXl8jMy1ccsFlOzGqqSN EExin4D/UPID9U/s7mrkVB+rit86g4ZFsuDbErY8dabwzXYX4WWq9YZwPYw== Received: from apblrppmta02.qualcomm.com (blr-bdr-fw-01_GlobalNAT_AllZones-Outside.qualcomm.com [103.229.18.19]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4anaabr4v9-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Tue, 25 Nov 2025 10:56:31 +0000 (GMT) Received: from pps.filterd (APBLRPPMTA02.qualcomm.com [127.0.0.1]) by APBLRPPMTA02.qualcomm.com (8.18.1.2/8.18.1.2) with ESMTP id 5APAuSHw009129; Tue, 25 Nov 2025 10:56:28 GMT Received: from pps.reinject (localhost [127.0.0.1]) by APBLRPPMTA02.qualcomm.com (PPS) with ESMTPS id 4ak68n435r-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Tue, 25 Nov 2025 10:56:28 +0000 Received: from APBLRPPMTA02.qualcomm.com (APBLRPPMTA02.qualcomm.com [127.0.0.1]) by pps.reinject (8.17.1.5/8.17.1.5) with ESMTP id 5APAuRfk009097; Tue, 25 Nov 2025 10:56:27 GMT Received: from hu-devc-hyd-u22-c.qualcomm.com (hu-mkuntuma-hyd.qualcomm.com [10.213.97.145]) by APBLRPPMTA02.qualcomm.com (PPS) with ESMTPS id 5APAuRVp009092 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Tue, 25 Nov 2025 10:56:27 +0000 Received: by hu-devc-hyd-u22-c.qualcomm.com (Postfix, from userid 4582077) id D45FC3B1; Tue, 25 Nov 2025 16:26:26 +0530 (+0530) From: Mani Chandana Ballary Kuntumalla To: dmitry.baryshkov@oss.qualcomm.com, marijn.suijten@somainline.org, swboyd@chromium.org, mripard@kernel.org, abel.vesa@linaro.org, andersson@kernel.org, konradybcio@kernel.org, robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, robin.clark@oss.qualcomm.com, jessica.zhang@oss.qualcomm.com, abhinav.kumar@linux.dev, sean@poorly.run, airlied@gmail.com, simona@ffwll.ch, alex.vinarskis@gmail.com Cc: Mani Chandana Ballary Kuntumalla , linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, freedreno@lists.freedesktop.org, dri-devel@lists.freedesktop.org, quic_rajeevny@quicinc.com, quic_vproddut@quicinc.com, quic_riteshk@quicinc.com, quic_amitsi@quicinc.com Subject: [PATCH v2 1/3] drm/msm/dp: Update msm_dp_controller IDs for sa8775p Date: Tue, 25 Nov 2025 16:26:20 +0530 Message-Id: <20251125105622.1755651-2-quic_mkuntuma@quicinc.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20251125105622.1755651-1-quic_mkuntuma@quicinc.com> References: <20251125105622.1755651-1-quic_mkuntuma@quicinc.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-QCInternal: smtphost X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Authority-Analysis: v=2.4 cv=Vd36/Vp9 c=1 sm=1 tr=0 ts=69258b5f cx=c_pps a=Ou0eQOY4+eZoSc0qltEV5Q==:117 a=Ou0eQOY4+eZoSc0qltEV5Q==:17 a=6UeiqGixMTsA:10 a=VkNPw1HP01LnGYTKEx00:22 a=COk6AnOGAAAA:8 a=aneus3DpQx8xEqIVSrsA:9 a=TjNXssC_j7lpFel5tvFf:22 X-Proofpoint-ORIG-GUID: uMRC55gf7VdBJjuZnqPfyX9lPrUf3wm1 X-Proofpoint-Spam-Details-Enc: AW1haW4tMjUxMTI1MDA4OSBTYWx0ZWRfX4qno6D/zhBFw WGXlcz+5sX680TJbfHd1GYwzkRjStbcpenwu5x2FqnHgOnoAGrY8MRXk13M9HMxIxS5R0Poub5V XEPZ4mI/9JZRgZiqXQX/YxgeFQPRQPWklvLx6sANUaZOT8xs9X3Fj/FxRQrSYWGS6E6TvuD92VZ ZL5eL2eChUmrFGETA63yotVfdspQH++IMkGFPIXplMPS5hqVInB1I5SQLRfPaoSH9Ur86iEYN1H NLTKlJ/qooATx/q7ZoO4RNTeRmExAnYvjwoYFmqOCy4Wjq8xUVbbHw6xlVGQaFGLKVBB+Fkru33 RwP2Gi4sW4cj5zlV0YZKK4Rt05neLjN+sEQgPnGmgRmElqj4DQZGEqu8GOcOWq9GmJK5oSixEVR JaZRGH0ONbnEtKy2AjvmGCPFcWPddg== X-Proofpoint-GUID: uMRC55gf7VdBJjuZnqPfyX9lPrUf3wm1 X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1121,Hydra:6.1.9,FMLib:17.12.100.49 definitions=2025-11-25_02,2025-11-24_02,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 clxscore=1015 spamscore=0 impostorscore=0 adultscore=0 phishscore=0 suspectscore=0 malwarescore=0 priorityscore=1501 bulkscore=0 lowpriorityscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2510240001 definitions=main-2511250089 Content-Type: text/plain; charset="utf-8" The Qualcomm SA8775P platform comes with 2 DisplayPort controllers for each mdss. Update controller id for DPTX0 and DPTX1 of mdss1. Fixes: dcb380d19e58 ("drm/msm/dp: Add DisplayPort controller for SA8775P") Signed-off-by: Mani Chandana Ballary Kuntumalla --- drivers/gpu/drm/msm/dp/dp_display.c | 4 ++-- 1 file changed, 2 insertions(+), 2 deletions(-) diff --git a/drivers/gpu/drm/msm/dp/dp_display.c b/drivers/gpu/drm/msm/dp/d= p_display.c index 9bd9cd5c1e03..a082f4d3ebe2 100644 --- a/drivers/gpu/drm/msm/dp/dp_display.c +++ b/drivers/gpu/drm/msm/dp/dp_display.c @@ -141,8 +141,8 @@ static const struct msm_dp_desc msm_dp_desc_glymur[] = =3D { static const struct msm_dp_desc msm_dp_desc_sa8775p[] =3D { { .io_start =3D 0x0af54000, .id =3D MSM_DP_CONTROLLER_0, .wide_bus_suppor= ted =3D true }, { .io_start =3D 0x0af5c000, .id =3D MSM_DP_CONTROLLER_1, .wide_bus_suppor= ted =3D true }, - { .io_start =3D 0x22154000, .id =3D MSM_DP_CONTROLLER_2, .wide_bus_suppor= ted =3D true }, - { .io_start =3D 0x2215c000, .id =3D MSM_DP_CONTROLLER_3, .wide_bus_suppor= ted =3D true }, + { .io_start =3D 0x22154000, .id =3D MSM_DP_CONTROLLER_0, .wide_bus_suppor= ted =3D true }, + { .io_start =3D 0x2215c000, .id =3D MSM_DP_CONTROLLER_1, .wide_bus_suppor= ted =3D true }, {} }; =20 --=20 2.34.1 From nobody Tue Dec 2 00:04:37 2025 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 49C96314D34; Tue, 25 Nov 2025 10:56:50 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1764068212; cv=none; b=nMs1npZSo/W9n5JzMZ5hjke60u8J4BUUzvKs08JIwP+20WVW3AuNcgSP2neyTreZ4jKB2A6+fdYO4ADmQzw9TotSFsFKAPWiET84fH99QtZ5zaHfTv/eWm+zX7t520gUUdx8plegDs9h9kTFIt6NlSgfSOWAjqXm9UUNPiqQohA= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1764068212; c=relaxed/simple; bh=OKftlkzczeTpcZeuJj/i8lM/+5aswCLJam0ouFI1UcE=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=NDAILGTuxJcFL/LYdUIUivq8qfGfl1GUJGfowYFzpu4P2DH86KapcjOUKKgQVs/98SEIcmiACciRJc+dHDsxl/Ng1C1UdQSiAS8bP//Pqrf7qhDp/94brmIwFSzL0/b19wYBAVbU9vJLffBog85buXrcuIc4VKfN4XGC13bCjaQ= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com; spf=pass smtp.mailfrom=qualcomm.com; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b=E51MO4mh; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b="E51MO4mh" Received: from pps.filterd (m0279867.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 5AP9xDC32650394; Tue, 25 Nov 2025 10:56:32 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h= cc:content-transfer-encoding:date:from:in-reply-to:message-id :mime-version:references:subject:to; s=qcppdkim1; bh=PZ4BuRiiT+l J7nonsdTCUBpTObre8rCRK4B92fnEpBs=; b=E51MO4mhB4iDQk4HxPPpUuUW0pi 3ORji1IQ2LsGztUijDgTsWEivFUBWszmsDh8TnpxF/kYxIQVTAY9OEo6jbtYu/OB PB0c4U0nvEDGR/hVtyH3QMUHteSc+4Tm/PjR6rFPIy9kp/mwdE8ayFDmlBQU/8HN WL5KkCGBBjI2XJ/ohv6TEDwRpImX5weD7ayTsw8WVm96iGY7ufr4cwylGn87kPXt 5Qja5orFaW18nZnT8yoxvdgu9Ksurw72Lqv66h18FXZrBJUQ5gRc+XpHiHXnCjcS dZBDOR5xUzBYcq88nBxxk/WIBQx/3EzNPHgrysYjbjWbCeA8uR5032G01vg== Received: from apblrppmta02.qualcomm.com (blr-bdr-fw-01_GlobalNAT_AllZones-Outside.qualcomm.com [103.229.18.19]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4anaabr4va-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Tue, 25 Nov 2025 10:56:31 +0000 (GMT) Received: from pps.filterd (APBLRPPMTA02.qualcomm.com [127.0.0.1]) by APBLRPPMTA02.qualcomm.com (8.18.1.2/8.18.1.2) with ESMTP id 5APAuSqm009131; Tue, 25 Nov 2025 10:56:28 GMT Received: from pps.reinject (localhost [127.0.0.1]) by APBLRPPMTA02.qualcomm.com (PPS) with ESMTPS id 4ak68n435p-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Tue, 25 Nov 2025 10:56:28 +0000 Received: from APBLRPPMTA02.qualcomm.com (APBLRPPMTA02.qualcomm.com [127.0.0.1]) by pps.reinject (8.17.1.5/8.17.1.5) with ESMTP id 5APAuRvM009100; Tue, 25 Nov 2025 10:56:27 GMT Received: from hu-devc-hyd-u22-c.qualcomm.com (hu-mkuntuma-hyd.qualcomm.com [10.213.97.145]) by APBLRPPMTA02.qualcomm.com (PPS) with ESMTPS id 5APAuR97009094 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Tue, 25 Nov 2025 10:56:27 +0000 Received: by hu-devc-hyd-u22-c.qualcomm.com (Postfix, from userid 4582077) id D81EC588; Tue, 25 Nov 2025 16:26:26 +0530 (+0530) From: Mani Chandana Ballary Kuntumalla To: dmitry.baryshkov@oss.qualcomm.com, marijn.suijten@somainline.org, swboyd@chromium.org, mripard@kernel.org, abel.vesa@linaro.org, andersson@kernel.org, konradybcio@kernel.org, robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, robin.clark@oss.qualcomm.com, jessica.zhang@oss.qualcomm.com, abhinav.kumar@linux.dev, sean@poorly.run, airlied@gmail.com, simona@ffwll.ch, alex.vinarskis@gmail.com Cc: Mani Chandana Ballary Kuntumalla , linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, freedreno@lists.freedesktop.org, dri-devel@lists.freedesktop.org, quic_rajeevny@quicinc.com, quic_vproddut@quicinc.com, quic_riteshk@quicinc.com, quic_amitsi@quicinc.com, Mahadevan P Subject: [PATCH v2 2/3] arm64: dts: qcom: lemans: add mdss1 display device nodes Date: Tue, 25 Nov 2025 16:26:21 +0530 Message-Id: <20251125105622.1755651-3-quic_mkuntuma@quicinc.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20251125105622.1755651-1-quic_mkuntuma@quicinc.com> References: <20251125105622.1755651-1-quic_mkuntuma@quicinc.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-QCInternal: smtphost X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Authority-Analysis: v=2.4 cv=Vd36/Vp9 c=1 sm=1 tr=0 ts=69258b5f cx=c_pps a=Ou0eQOY4+eZoSc0qltEV5Q==:117 a=Ou0eQOY4+eZoSc0qltEV5Q==:17 a=6UeiqGixMTsA:10 a=VkNPw1HP01LnGYTKEx00:22 a=EUspDBNiAAAA:8 a=COk6AnOGAAAA:8 a=TLed4gVWyGG0VdZkAU8A:9 a=CMlloVamYqqzhPaX:21 a=TjNXssC_j7lpFel5tvFf:22 X-Proofpoint-ORIG-GUID: XypMNWyF4y1M0Kgdj87zKcH_k2q6_HN2 X-Proofpoint-Spam-Details-Enc: AW1haW4tMjUxMTI1MDA4OSBTYWx0ZWRfX7lkJR5i1+7ka t6hPySaC+KDBbJyqVUX1DpZEtN0ITbEhofpJi1D56qP2TldR08RorvZUI7Rr9e2UlVfSiHojyJI cr4S1PlgXgxOjrLKy0N8A8PLjDHq7F172tCjfiIq9TY/Vuf942fDZJt+mtejj9FwGY2gTn3kz5D z+qTm5+eTb3CXd+qMMFC4frM+kmIZxub/yY7Qqfqln1rNThB7X5dUkxpepvtvsgMeBhTy9EQCri 8nYTxgK8pqWL85VpFF+j7vSE5LcGF5/zkODtSkKSkza3Z2ZijjDzhy05F+DQmrP6KrHn2PVNgPt CX69S0j/Ewme9w1fbFXD+HJXkUWa6xoBMET9HCc4FkGrG8QvotRCTdhUULXoY94qXdhKRef1OUX DmLqZvLEksTh0X9FfFsKcEhy21GDxg== X-Proofpoint-GUID: XypMNWyF4y1M0Kgdj87zKcH_k2q6_HN2 X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1121,Hydra:6.1.9,FMLib:17.12.100.49 definitions=2025-11-25_02,2025-11-24_02,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 clxscore=1015 spamscore=0 impostorscore=0 adultscore=0 phishscore=0 suspectscore=0 malwarescore=0 priorityscore=1501 bulkscore=0 lowpriorityscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2510240001 definitions=main-2511250089 Content-Type: text/plain; charset="utf-8" Add devicetree changes to enable second Mobile Display Subsystem (mdss1), Display Processing Unit(DPU), Display Port(DP) controllers and eDP PHYs on the Qualcomm Lemans platform. Signed-off-by: Mahadevan P Signed-off-by: Mani Chandana Ballary Kuntumalla --- arch/arm64/boot/dts/qcom/lemans.dtsi | 338 ++++++++++++++++++++++++++- 1 file changed, 336 insertions(+), 2 deletions(-) diff --git a/arch/arm64/boot/dts/qcom/lemans.dtsi b/arch/arm64/boot/dts/qco= m/lemans.dtsi index f56ca4052c56..110189071cf1 100644 --- a/arch/arm64/boot/dts/qcom/lemans.dtsi +++ b/arch/arm64/boot/dts/qcom/lemans.dtsi @@ -6792,6 +6792,340 @@ compute-cb@3 { }; }; =20 + mdss1: display-subsystem@22000000 { + compatible =3D "qcom,sa8775p-mdss"; + reg =3D <0x0 0x22000000 0x0 0x1000>; + reg-names =3D "mdss"; + + interconnects =3D <&mmss_noc MASTER_MDP_CORE1_0 QCOM_ICC_TAG_ALWAYS + &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>, + <&mmss_noc MASTER_MDP_CORE1_1 QCOM_ICC_TAG_ALWAYS + &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>, + <&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ACTIVE_ONLY + &config_noc SLAVE_DISPLAY_CFG QCOM_ICC_TAG_ACTIVE_ONLY>; + interconnect-names =3D "mdp0-mem", + "mdp1-mem", + "cpu-cfg"; + + resets =3D <&dispcc1 MDSS_DISP_CC_MDSS_CORE_BCR>; + + power-domains =3D <&dispcc1 MDSS_DISP_CC_MDSS_CORE_GDSC>; + + clocks =3D <&dispcc1 MDSS_DISP_CC_MDSS_AHB_CLK>, + <&gcc GCC_DISP1_HF_AXI_CLK>, + <&dispcc1 MDSS_DISP_CC_MDSS_MDP_CLK>; + + interrupts =3D ; + interrupt-controller; + #interrupt-cells =3D <1>; + + iommus =3D <&apps_smmu 0x1800 0x402>; + + #address-cells =3D <2>; + #size-cells =3D <2>; + ranges; + + status =3D "disabled"; + + display-controller@22001000 { + compatible =3D "qcom,sa8775p-dpu"; + reg =3D <0x0 0x22001000 0x0 0x8f000>, + <0x0 0x220b0000 0x0 0x3000>; + reg-names =3D "mdp", "vbif"; + + clocks =3D <&gcc GCC_DISP1_HF_AXI_CLK>, + <&dispcc1 MDSS_DISP_CC_MDSS_AHB_CLK>, + <&dispcc1 MDSS_DISP_CC_MDSS_MDP_LUT_CLK>, + <&dispcc1 MDSS_DISP_CC_MDSS_MDP_CLK>, + <&dispcc1 MDSS_DISP_CC_MDSS_VSYNC_CLK>; + clock-names =3D "nrt_bus", + "iface", + "lut", + "core", + "vsync"; + + assigned-clocks =3D <&dispcc1 MDSS_DISP_CC_MDSS_VSYNC_CLK>; + assigned-clock-rates =3D <19200000>; + + operating-points-v2 =3D <&mdss1_mdp_opp_table>; + power-domains =3D <&rpmhpd SA8775P_MMCX>; + + interrupt-parent =3D <&mdss1>; + interrupts =3D <0>; + + ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + reg =3D <0>; + + dpu1_intf0_out: endpoint { + remote-endpoint =3D <&mdss1_dp0_in>; + }; + }; + + port@1 { + reg =3D <1>; + + dpu1_intf4_out: endpoint { + remote-endpoint =3D <&mdss1_dp1_in>; + }; + }; + }; + + mdss1_mdp_opp_table: opp-table { + compatible =3D "operating-points-v2"; + + opp-375000000 { + opp-hz =3D /bits/ 64 <375000000>; + required-opps =3D <&rpmhpd_opp_svs_l1>; + }; + + opp-500000000 { + opp-hz =3D /bits/ 64 <500000000>; + required-opps =3D <&rpmhpd_opp_nom>; + }; + + opp-575000000 { + opp-hz =3D /bits/ 64 <575000000>; + required-opps =3D <&rpmhpd_opp_turbo>; + }; + + opp-650000000 { + opp-hz =3D /bits/ 64 <650000000>; + required-opps =3D <&rpmhpd_opp_turbo_l1>; + }; + }; + }; + + mdss1_dp0_phy: phy@220c2a00 { + compatible =3D "qcom,sa8775p-edp-phy"; + + reg =3D <0x0 0x220c2a00 0x0 0x200>, + <0x0 0x220c2200 0x0 0xd0>, + <0x0 0x220c2600 0x0 0xd0>, + <0x0 0x220c2000 0x0 0x1c8>; + + clocks =3D <&dispcc1 MDSS_DISP_CC_MDSS_DPTX0_AUX_CLK>, + <&dispcc1 MDSS_DISP_CC_MDSS_AHB_CLK>, + <&gcc GCC_EDP_REF_CLKREF_EN>; + clock-names =3D "aux", + "cfg_ahb", + "ref"; + + #clock-cells =3D <1>; + #phy-cells =3D <0>; + + status =3D "disabled"; + }; + + mdss1_dp1_phy: phy@220c5a00 { + compatible =3D "qcom,sa8775p-edp-phy"; + + reg =3D <0x0 0x220c5a00 0x0 0x200>, + <0x0 0x220c5200 0x0 0xd0>, + <0x0 0x220c5600 0x0 0xd0>, + <0x0 0x220c5000 0x0 0x1c8>; + + clocks =3D <&dispcc1 MDSS_DISP_CC_MDSS_DPTX1_AUX_CLK>, + <&dispcc1 MDSS_DISP_CC_MDSS_AHB_CLK>, + <&gcc GCC_EDP_REF_CLKREF_EN>; + clock-names =3D "aux", + "cfg_ahb", + "ref"; + + #clock-cells =3D <1>; + #phy-cells =3D <0>; + + status =3D "disabled"; + }; + + mdss1_dp0: displayport-controller@22154000 { + compatible =3D "qcom,sa8775p-dp"; + + reg =3D <0x0 0x22154000 0x0 0x104>, + <0x0 0x22154200 0x0 0x0c0>, + <0x0 0x22155000 0x0 0x770>, + <0x0 0x22156000 0x0 0x09c>, + <0x0 0x22157000 0x0 0x09c>, + <0x0 0x22158000 0x0 0x09c>, + <0x0 0x22159000 0x0 0x09c>, + <0x0 0x2215a000 0x0 0x23c>, + <0x0 0x2215b000 0x0 0x23c>; + + interrupt-parent =3D <&mdss1>; + interrupts =3D <12>; + + clocks =3D <&dispcc1 MDSS_DISP_CC_MDSS_AHB_CLK>, + <&dispcc1 MDSS_DISP_CC_MDSS_DPTX0_AUX_CLK>, + <&dispcc1 MDSS_DISP_CC_MDSS_DPTX0_LINK_CLK>, + <&dispcc1 MDSS_DISP_CC_MDSS_DPTX0_LINK_INTF_CLK>, + <&dispcc1 MDSS_DISP_CC_MDSS_DPTX0_PIXEL0_CLK>, + <&dispcc1 MDSS_DISP_CC_MDSS_DPTX0_PIXEL1_CLK>, + <&dispcc1 MDSS_DISP_CC_MDSS_DPTX0_PIXEL2_CLK>, + <&dispcc1 MDSS_DISP_CC_MDSS_DPTX0_PIXEL3_CLK>; + clock-names =3D "core_iface", + "core_aux", + "ctrl_link", + "ctrl_link_iface", + "stream_pixel", + "stream_1_pixel", + "stream_2_pixel", + "stream_3_pixel"; + assigned-clocks =3D <&dispcc1 MDSS_DISP_CC_MDSS_DPTX0_LINK_CLK_SRC>, + <&dispcc1 MDSS_DISP_CC_MDSS_DPTX0_PIXEL0_CLK_SRC>, + <&dispcc1 MDSS_DISP_CC_MDSS_DPTX0_PIXEL1_CLK_SRC>, + <&dispcc1 MDSS_DISP_CC_MDSS_DPTX0_PIXEL2_CLK_SRC>, + <&dispcc1 MDSS_DISP_CC_MDSS_DPTX0_PIXEL3_CLK_SRC>; + assigned-clock-parents =3D <&mdss1_dp0_phy 0>, + <&mdss1_dp0_phy 1>, + <&mdss1_dp0_phy 1>, + <&mdss1_dp0_phy 1>, + <&mdss1_dp0_phy 1>; + phys =3D <&mdss1_dp0_phy>; + phy-names =3D "dp"; + + operating-points-v2 =3D <&mdss1_dp_opp_table>; + power-domains =3D <&rpmhpd SA8775P_MMCX>; + + #sound-dai-cells =3D <0>; + + status =3D "disabled"; + + ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + reg =3D <0>; + + mdss1_dp0_in: endpoint { + remote-endpoint =3D <&dpu1_intf0_out>; + }; + }; + + port@1 { + reg =3D <1>; + + mdss1_dp0_out: endpoint { }; + }; + }; + + mdss1_dp_opp_table: opp-table { + compatible =3D "operating-points-v2"; + + opp-160000000 { + opp-hz =3D /bits/ 64 <160000000>; + required-opps =3D <&rpmhpd_opp_low_svs>; + }; + + opp-270000000 { + opp-hz =3D /bits/ 64 <270000000>; + required-opps =3D <&rpmhpd_opp_svs>; + }; + + opp-540000000 { + opp-hz =3D /bits/ 64 <540000000>; + required-opps =3D <&rpmhpd_opp_svs_l1>; + }; + + opp-810000000 { + opp-hz =3D /bits/ 64 <810000000>; + required-opps =3D <&rpmhpd_opp_nom>; + }; + }; + }; + + mdss1_dp1: displayport-controller@2215c000 { + compatible =3D "qcom,sa8775p-dp"; + + reg =3D <0x0 0x2215c000 0x0 0x104>, + <0x0 0x2215c200 0x0 0x0c0>, + <0x0 0x2215d000 0x0 0x770>, + <0x0 0x2215e000 0x0 0x09c>, + <0x0 0x2215f000 0x0 0x09c>, + <0x0 0x22160000 0x0 0x09c>, + <0x0 0x22161000 0x0 0x09c>, + <0x0 0x22162000 0x0 0x23c>, + <0x0 0x22163000 0x0 0x23c>; + + interrupt-parent =3D <&mdss1>; + interrupts =3D <13>; + + clocks =3D <&dispcc1 MDSS_DISP_CC_MDSS_AHB_CLK>, + <&dispcc1 MDSS_DISP_CC_MDSS_DPTX1_AUX_CLK>, + <&dispcc1 MDSS_DISP_CC_MDSS_DPTX1_LINK_CLK>, + <&dispcc1 MDSS_DISP_CC_MDSS_DPTX1_LINK_INTF_CLK>, + <&dispcc1 MDSS_DISP_CC_MDSS_DPTX1_PIXEL0_CLK>, + <&dispcc1 MDSS_DISP_CC_MDSS_DPTX1_PIXEL1_CLK>; + clock-names =3D "core_iface", + "core_aux", + "ctrl_link", + "ctrl_link_iface", + "stream_pixel", + "stream_1_pixel"; + assigned-clocks =3D <&dispcc1 MDSS_DISP_CC_MDSS_DPTX1_LINK_CLK_SRC>, + <&dispcc1 MDSS_DISP_CC_MDSS_DPTX1_PIXEL0_CLK_SRC>, + <&dispcc1 MDSS_DISP_CC_MDSS_DPTX1_PIXEL1_CLK_SRC>; + assigned-clock-parents =3D <&mdss1_dp1_phy 0>, + <&mdss1_dp1_phy 1>, + <&mdss1_dp1_phy 1>; + phys =3D <&mdss1_dp1_phy>; + phy-names =3D "dp"; + + operating-points-v2 =3D <&mdss1_dp1_opp_table>; + power-domains =3D <&rpmhpd SA8775P_MMCX>; + + #sound-dai-cells =3D <0>; + + status =3D "disabled"; + + ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + reg =3D <0>; + + mdss1_dp1_in: endpoint { + remote-endpoint =3D <&dpu1_intf4_out>; + }; + }; + + port@1 { + reg =3D <1>; + + mdss1_dp1_out: endpoint { }; + }; + }; + + mdss1_dp1_opp_table: opp-table { + compatible =3D "operating-points-v2"; + + opp-160000000 { + opp-hz =3D /bits/ 64 <160000000>; + required-opps =3D <&rpmhpd_opp_low_svs>; + }; + + opp-270000000 { + opp-hz =3D /bits/ 64 <270000000>; + required-opps =3D <&rpmhpd_opp_svs>; + }; + + opp-540000000 { + opp-hz =3D /bits/ 64 <540000000>; + required-opps =3D <&rpmhpd_opp_svs_l1>; + }; + + opp-810000000 { + opp-hz =3D /bits/ 64 <810000000>; + required-opps =3D <&rpmhpd_opp_nom>; + }; + }; + }; + }; + dispcc1: clock-controller@22100000 { compatible =3D "qcom,sa8775p-dispcc1"; reg =3D <0x0 0x22100000 0x0 0x20000>; @@ -6799,13 +7133,13 @@ dispcc1: clock-controller@22100000 { <&rpmhcc RPMH_CXO_CLK>, <&rpmhcc RPMH_CXO_CLK_A>, <&sleep_clk>, - <0>, <0>, <0>, <0>, + <&mdss1_dp0_phy 0>, <&mdss1_dp0_phy 1>, + <&mdss1_dp1_phy 0>, <&mdss1_dp1_phy 1>, <0>, <0>, <0>, <0>; power-domains =3D <&rpmhpd SA8775P_MMCX>; #clock-cells =3D <1>; #reset-cells =3D <1>; #power-domain-cells =3D <1>; - status =3D "disabled"; }; =20 ethernet1: ethernet@23000000 { --=20 2.34.1 From nobody Tue Dec 2 00:04:37 2025 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 292892DAFDD; Tue, 25 Nov 2025 10:56:45 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1764068207; cv=none; b=tPd+LYFbIuNkWh8wJVg8skGYjRctc7Mt4LG9XMzOTusQ45UTjWk6v5PmAbDFrGGk/PUgvd18Pp9XMKdVSa8nyD3qxaA8Yd4/D2ol/KH8CYj2D7K5ruEFHZgTuh3qSO94dthDY5CU40vsef1TYPUcF08fIOGVOTCpOkWrFjiHDj8= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1764068207; c=relaxed/simple; bh=xLGBw1GdSuUs4vrpEFL9poXQyb61uEKZ9HhJIUsvmcE=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=JGUqDA6jRxopfNAR5D82TvVcg9tQ82faM/+C5eiyYFmhriYb4mxJMVRYSzFN6RnRqeOQeyQH53mqhFBK+12RnEK5FaZpK3+y0OlHuTBhPrF/Mq74Pvd1rDQCcQOOnH+Y6wj0r32ISIgVd/3nkB3FLwOiLve+/cIfIGRpTL5bpcE= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com; spf=pass smtp.mailfrom=qualcomm.com; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b=Zy9LGLbW; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b="Zy9LGLbW" Received: from pps.filterd (m0279866.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 5AP4wbls1672852; Tue, 25 Nov 2025 10:56:32 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h= cc:content-transfer-encoding:date:from:in-reply-to:message-id :mime-version:references:subject:to; s=qcppdkim1; bh=kkSfAZfA7pm On8bmQgi9gOw28hEdnMX3ZNzCdbrz+2I=; b=Zy9LGLbWc9TN4PtOx2qnXFKplye qrE7nwLMo81CH5LVByO26UUF64j1b75fzFBmE3jkjjVQLBa9TMIzBQSQHsCnw2yr oHk81M+PA/EhNGyTt8rUAul/BR6r3v4exrqhhKopZOv+lLzHE/Qj96IzWWXvYKft /1QrLs/GQQwDNUppwwP953MP4lFrZLUCLUtCJQfxmqoO4czbzR4Q8Y7Skw/C7RyX DhdDIhbrpVxa5JEdnMUG7TRrUTp9LyApU58zZQ+Z9rF6f6zqDi1kULSKu/w2g0Xd 9xZ3/TLJeNDvn46q2c9wVwCi9UkSTKZG0DtH+OzF9wTBHDarOiqdRjPK5Nw== Received: from apblrppmta02.qualcomm.com (blr-bdr-fw-01_GlobalNAT_AllZones-Outside.qualcomm.com [103.229.18.19]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4an5w812vn-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Tue, 25 Nov 2025 10:56:31 +0000 (GMT) Received: from pps.filterd (APBLRPPMTA02.qualcomm.com [127.0.0.1]) by APBLRPPMTA02.qualcomm.com (8.18.1.2/8.18.1.2) with ESMTP id 5APAuStH009132; Tue, 25 Nov 2025 10:56:28 GMT Received: from pps.reinject (localhost [127.0.0.1]) by APBLRPPMTA02.qualcomm.com (PPS) with ESMTPS id 4ak68n435n-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Tue, 25 Nov 2025 10:56:28 +0000 Received: from APBLRPPMTA02.qualcomm.com (APBLRPPMTA02.qualcomm.com [127.0.0.1]) by pps.reinject (8.17.1.5/8.17.1.5) with ESMTP id 5APAuREr009099; Tue, 25 Nov 2025 10:56:27 GMT Received: from hu-devc-hyd-u22-c.qualcomm.com (hu-mkuntuma-hyd.qualcomm.com [10.213.97.145]) by APBLRPPMTA02.qualcomm.com (PPS) with ESMTPS id 5APAuRYP009093 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Tue, 25 Nov 2025 10:56:27 +0000 Received: by hu-devc-hyd-u22-c.qualcomm.com (Postfix, from userid 4582077) id DD4C45C4; Tue, 25 Nov 2025 16:26:26 +0530 (+0530) From: Mani Chandana Ballary Kuntumalla To: dmitry.baryshkov@oss.qualcomm.com, marijn.suijten@somainline.org, swboyd@chromium.org, mripard@kernel.org, abel.vesa@linaro.org, andersson@kernel.org, konradybcio@kernel.org, robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, robin.clark@oss.qualcomm.com, jessica.zhang@oss.qualcomm.com, abhinav.kumar@linux.dev, sean@poorly.run, airlied@gmail.com, simona@ffwll.ch, alex.vinarskis@gmail.com Cc: Mani Chandana Ballary Kuntumalla , linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, freedreno@lists.freedesktop.org, dri-devel@lists.freedesktop.org, quic_rajeevny@quicinc.com, quic_vproddut@quicinc.com, quic_riteshk@quicinc.com, quic_amitsi@quicinc.com Subject: [PATCH v2 3/3] arm64: dts: qcom: lemans-ride: Enable mdss1 display Port Date: Tue, 25 Nov 2025 16:26:22 +0530 Message-Id: <20251125105622.1755651-4-quic_mkuntuma@quicinc.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20251125105622.1755651-1-quic_mkuntuma@quicinc.com> References: <20251125105622.1755651-1-quic_mkuntuma@quicinc.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-QCInternal: smtphost X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-Spam-Details-Enc: AW1haW4tMjUxMTI1MDA4OSBTYWx0ZWRfXysJpoiGUomwo dLpNsgpsYxZepxK6R0TXEMUIw4O3UpU3Kv7F/sFy53utjZCYJxVP2V9mYB6iHLXz9pfKb4TqS4e i3JgbPS6nhn/D8XXLAtzX8fOUTrzSvp9BmOIQlOuo0hREJeAzRF85DM+eDveHpOXZ0njc1YbTu5 eEkH/xKrP/3RF+LFBBaucA28z1y7AQuxOzjHiI95iTlFvECmX/CyaWbC/MUfSCNx1060sc270gS zPGWI7CcccYaGI/2L+8j5STZ7bGIRQvdC6UTqdCSCgavE04lXK8oj/P2XrGCVLnVi2JSy1pWzIP PdhG6gXYY2XURJS6RE0RtbLFhOu1LeeDXxFWUx7cosFYu42KKdpI4EV0OBjsnUE1LxcZN4acG8G zFYr+s2On3JZUKTMWTeH8yXL+24PQw== X-Authority-Analysis: v=2.4 cv=RvTI7SmK c=1 sm=1 tr=0 ts=69258b60 cx=c_pps a=Ou0eQOY4+eZoSc0qltEV5Q==:117 a=Ou0eQOY4+eZoSc0qltEV5Q==:17 a=6UeiqGixMTsA:10 a=VkNPw1HP01LnGYTKEx00:22 a=COk6AnOGAAAA:8 a=lcgM4KOETyTTvZj5T8AA:9 a=TjNXssC_j7lpFel5tvFf:22 X-Proofpoint-ORIG-GUID: qakzOpWQzuTdSqkCDE8DOcCUx90a9BR6 X-Proofpoint-GUID: qakzOpWQzuTdSqkCDE8DOcCUx90a9BR6 X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1121,Hydra:6.1.9,FMLib:17.12.100.49 definitions=2025-11-25_02,2025-11-24_02,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 phishscore=0 spamscore=0 priorityscore=1501 malwarescore=0 clxscore=1015 bulkscore=0 suspectscore=0 impostorscore=0 lowpriorityscore=0 adultscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2510240001 definitions=main-2511250089 Content-Type: text/plain; charset="utf-8" This change enables DP controllers, DPTX0 and DPTX1 alongside their corresponding PHYs of mdss1 which corresponds to edp2 and edp3. Signed-off-by: Mani Chandana Ballary Kuntumalla --- .../boot/dts/qcom/lemans-ride-common.dtsi | 80 +++++++++++++++++++ 1 file changed, 80 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/lemans-ride-common.dtsi b/arch/arm64/= boot/dts/qcom/lemans-ride-common.dtsi index c69aa2f41ce2..a6d7c3bb3a92 100644 --- a/arch/arm64/boot/dts/qcom/lemans-ride-common.dtsi +++ b/arch/arm64/boot/dts/qcom/lemans-ride-common.dtsi @@ -180,6 +180,30 @@ dp1_connector_in: endpoint { }; }; =20 + dp2-connector { + compatible =3D "dp-connector"; + label =3D "eDP2"; + type =3D "full-size"; + + port { + dp2_connector_in: endpoint { + remote-endpoint =3D <&mdss1_dp0_out>; + }; + }; + }; + + dp3-connector { + compatible =3D "dp-connector"; + label =3D "eDP3"; + type =3D "full-size"; + + port { + dp3_connector_in: endpoint { + remote-endpoint =3D <&mdss1_dp1_out>; + }; + }; + }; + dp-dsi0-connector { compatible =3D "dp-connector"; label =3D "DSI0"; @@ -631,6 +655,50 @@ &mdss0_dsi1_phy { status =3D "okay"; }; =20 +&mdss1 { + status =3D "okay"; +}; + +&mdss1_dp0 { + pinctrl-0 =3D <&dp2_hot_plug_det>; + pinctrl-names =3D "default"; + + status =3D "okay"; +}; + +&mdss1_dp0_out { + data-lanes =3D <0 1 2 3>; + link-frequencies =3D /bits/ 64 <1620000000 2700000000 5400000000 81000000= 00>; + remote-endpoint =3D <&dp2_connector_in>; +}; + +&mdss1_dp0_phy { + vdda-phy-supply =3D <&vreg_l1c>; + vdda-pll-supply =3D <&vreg_l4a>; + + status =3D "okay"; +}; + +&mdss1_dp1 { + pinctrl-0 =3D <&dp3_hot_plug_det>; + pinctrl-names =3D "default"; + + status =3D "okay"; +}; + +&mdss1_dp1_out { + data-lanes =3D <0 1 2 3>; + link-frequencies =3D /bits/ 64 <1620000000 2700000000 5400000000 81000000= 00>; + remote-endpoint =3D <&dp3_connector_in>; +}; + +&mdss1_dp1_phy { + vdda-phy-supply =3D <&vreg_l1c>; + vdda-pll-supply =3D <&vreg_l4a>; + + status =3D "okay"; +}; + &pmm8654au_0_gpios { gpio-line-names =3D "DS_EN", "POFF_COMPLETE", @@ -808,6 +876,18 @@ dp1_hot_plug_det: dp1-hot-plug-det-state { bias-disable; }; =20 + dp2_hot_plug_det: dp2-hot-plug-det-state { + pins =3D "gpio104"; + function =3D "edp2_hot"; + bias-disable; + }; + + dp3_hot_plug_det: dp3-hot-plug-det-state { + pins =3D "gpio103"; + function =3D "edp3_hot"; + bias-disable; + }; + io_expander_intr_active: io-expander-intr-active-state { pins =3D "gpio98"; function =3D "gpio"; --=20 2.34.1