From nobody Mon Feb 9 15:45:21 2026 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 2E6132D97B4 for ; Tue, 25 Nov 2025 06:49:39 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1764053381; cv=none; b=jc0aaxb3mEv06NaihU+YpbIZSXfTzF5UT+EAuFAMggAlJNMBzwWJ/z6UCh6wcwaFpdoxXB4sZRuq5z8/DPjU5ZVnjHVuOBnWnlkQnPU2+H5UeM3N7pKC5PLDRzmkBYFlCcKF1kxR2uIzKSIl7dwbyyBiYQe9b3mNPYZxSlGOuaI= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1764053381; c=relaxed/simple; bh=CWfkoJLjgIy2gUgRXCOUxurYebB6LVsEC7XgknJptQU=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=jWjpzBtINRh41piilVhPV1Ixg0SbFMnSqiQQ7vxTWDAeGJ0NWgmXPmcM/ZwOtbpz1QoidgIIQEauN3TwAUHxYw8eJ16bxbUTvj0hCiiVwN9ZE9wdRugcZtkK6oN1Z97GhVb8kTFE181fYJ/gfooQWTbrzMfUTdSlzXhHF/YdC9s= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=BaDg3Zts; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=bfNzaHHE; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="BaDg3Zts"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="bfNzaHHE" Received: from pps.filterd (m0279865.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 5AP2giLL1820780 for ; Tue, 25 Nov 2025 06:49:39 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:date:from:in-reply-to:message-id :mime-version:references:subject:to; s=qcppdkim1; bh=ZtV4X5cR6Ur U16OtyrxKymwqQ6A4WNFYALAmfpTs2C4=; b=BaDg3ZtschB6e07Sx+8ui2qu92j 9TRotQC8bRrFgSaxJRMlwBy06ZFM0ODpA4mzF+3/aBRFjLiwjkxbY/01l+IJDdR3 ex/vOTHgvLXqVGqY1HafwDgswbSXZ1XeMku35Cf07u0lUuBExXjEzEvlNWEmwHfc wuhCACETM+G6TedGUtjyo4JrAQFf+mHP+02PKbap/iGELYorDD0jPxchBKMx2MQI Vt0M3wS9o1l3gKYIQ/9R4jjlCldWfDadUQ2F+dFnpaFjHzqxLeZxIiG01cKR/zTa SQoSh5VBddicuvxyaU0K3wtXlXAayE7sjWrQ+DqdcIgJyj62sIhHaPk0dtA== Received: from mail-qt1-f199.google.com (mail-qt1-f199.google.com [209.85.160.199]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4amp6h32tb-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Tue, 25 Nov 2025 06:49:39 +0000 (GMT) Received: by mail-qt1-f199.google.com with SMTP id d75a77b69052e-4ed79dd4a47so128719901cf.3 for ; Mon, 24 Nov 2025 22:49:39 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1764053378; x=1764658178; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=ZtV4X5cR6UrU16OtyrxKymwqQ6A4WNFYALAmfpTs2C4=; b=bfNzaHHEJ076A4ayFXqsP/D20/Rz3wgoXgvHBlrTeVQ0wx1Hx3EXp8AaWeA0GAW6Z4 SXPQzw5zyV8JutlAS8RXA+IwoPC+iR9A3eBTbIta9Xi+hLRuYJaXN4GKeJSvqctBTkmm iIEO5TRc0eHIkmHnSNgWNbN2sUhOG8gJpmHalYqKgoXXDsvVXqB94AbXTxGDDv+Wy20E YfMg86ATFx/Iog1RiOMK5kg8P6Dbxinxb23INhvl4d+XZ012mWR2myeQetep3C2jN1K0 rbUJWCoR6NkatyMzh5G6TSy+OeVdgwULgYfMDkDjxP3RRaRCQBwZPiIHTpBvwcY/qNvN W0MA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1764053378; x=1764658178; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=ZtV4X5cR6UrU16OtyrxKymwqQ6A4WNFYALAmfpTs2C4=; b=NtbOs0QU3APKzsz9z/i9MEeJiXsMx2JFX58FW+0HjTjjvW9pcMvME0aDf7MfHbTuhP YxwBablic8pD7ZYTEZ9rx774J6GHp0+u5Q4TsPXF/MPajvt0DCrtn5ZYJcNURtq0h+XM c/1ZdUv73hasgonPSiwfHkMypvyjOJzpV5Y3l9MrqE3KSqp0SVn25S0lBEfdMNEY5wcM luKOmeYNS3r6SGs1RJxtDX9373gIaEwycSqG3RmzaxYSMQI2mNJF1u7VD2HCZ2NS4vtT xzOk+/mxe3qxKG5dn+meAY0qIgLruhJ7kVcATGkOyQySzCjbscej3bd6ePhKMlBdSHtM 1AKA== X-Forwarded-Encrypted: i=1; AJvYcCWzbaKPqWohdpIkUV7NCCX2XqE0RwvXjc2J3G/C0rSs48ST+RkzJ+n+LHfjD1qYD/pBEuYXSS5L7k6uR9g=@vger.kernel.org X-Gm-Message-State: AOJu0Yy0Bn+W29TkqMHaBP7j59vIvQkW1FswOzZLXaTrkRhab1jGL2Lc y2yo5n82uavfjbfoXRFqtj6g9PRg02AX34SrcrXj+ZdegO4FbxO4hkxORgrK+62vavVwyqHkuos soANU/DRUgNLbyvMD9eKlfrfxT+73971CAf5IZLiLSGy2VSS0pgAN9Ak8Zhk9mrc+4/0= X-Gm-Gg: ASbGncvk5K+Q9px3bfgxxaKR9UFMbdaoyhimRkoX3AgFuPzlpiABT6Syr3ogjnusPSx Dye0hjLu8mdC3gc81hfw7bntEHjAmVndXg+gCjkbYS7Ww/T6TjeQ914e5K7azUXQsve232JV4UI d3VDn0yNINcqVUCcVZ+6hbNBmUrFcys+18mOrpqbn8Ot3zFMcUdYByZzE9q/gXs8UazwOk1umht xClrkWNBLUO6/t8eoHmDa1z3lWSSgTkDyQ/fnQnn68K/RQXdyWK1rJ3GV/Z53edHfpS83cyep8Q jlmAOCnYv+VUlZgF/oluR5IDqK3cMw2nYG4JXJFHTgwAkhgbBxZcCWbkX4kZG+SZ1AgDUVyANvJ LXOmSND5/8sg4t71brnLOQoZ1NnPr+PG3LMhc1s87i+lKPwVeLPwsQzEio0nGZgetyQLpKos= X-Received: by 2002:a05:622a:282:b0:4b6:299d:dfe4 with SMTP id d75a77b69052e-4ee588643b0mr179856141cf.32.1764053378327; Mon, 24 Nov 2025 22:49:38 -0800 (PST) X-Google-Smtp-Source: AGHT+IHm/Df/TMVkbw0+C52gzCmwzm6S2/Yi7LKlRQTQ1LKoSX7qQJ5OsrNdtob4J3N0FtyBo01Ycg== X-Received: by 2002:a05:622a:282:b0:4b6:299d:dfe4 with SMTP id d75a77b69052e-4ee588643b0mr179855831cf.32.1764053377853; Mon, 24 Nov 2025 22:49:37 -0800 (PST) Received: from yuanjiey.qualcomm.com (Global_NAT1_IAD_FW.qualcomm.com. [129.46.232.65]) by smtp.gmail.com with ESMTPSA id d75a77b69052e-4ee48e3edb9sm100645971cf.22.2025.11.24.22.49.29 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 24 Nov 2025 22:49:37 -0800 (PST) From: yuanjie yang To: robin.clark@oss.qualcomm.com, lumag@kernel.org, abhinav.kumar@linux.dev, sean@poorly.run, marijn.suijten@somainline.org, airlied@gmail.com, simona@ffwll.ch, maarten.lankhorst@linux.intel.com, mripard@kernel.org, tzimmermann@suse.de, robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, quic_mkrishn@quicinc.com, jonathan@marek.ca, quic_khsieh@quicinc.com, neil.armstrong@linaro.org, yuanjie.yang@oss.qualcomm.com Cc: linux-arm-msm@vger.kernel.org, dri-devel@lists.freedesktop.org, freedreno@lists.freedesktop.org, linux-kernel@vger.kernel.org, tingwei.zhang@oss.qualcomm.com, aiqun.yu@oss.qualcomm.com, Yongxing Mou Subject: [PATCH v2 08/10] Add interrupt registers for DPU 13.0.0 Date: Tue, 25 Nov 2025 14:47:56 +0800 Message-Id: <20251125064758.7207-9-yuanjie.yang@oss.qualcomm.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20251125064758.7207-1-yuanjie.yang@oss.qualcomm.com> References: <20251125064758.7207-1-yuanjie.yang@oss.qualcomm.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-Proofpoint-Spam-Details-Enc: AW1haW4tMjUxMTI1MDA1NCBTYWx0ZWRfX8JFQLDZmbgwk lQKf7N5vlsvqGn35nrGmA4yK+6r6uSBPjgOdGlrgAEWxuBW0EmsagyT3fx2uJPUfTKUDuYppOxw S4/7+b1YjbH8RKrtKDwoheRevnlz0LOcmN+RdulWlRfgGix8Qxur34unnQ9Ca2ok58KPxVqsgjx WTrR0moPbnYwDUWwjM82MLcCVTD8HhMkzrrt2wBLmC1xMl0ZSdhh/Pn0u3GeC6J9c78H8+PDaXW MxO6DCc4Nn0MrmVWcRWo7iANkGLKj9wiGQkAYRgYuDj5OQ+ZY0o+9TZdv3dO8fUh0a4iX/GZe3T P0miEWi9nMR2oADPlDNMNk8Q1hT3cUKL9NzBvIH4XJpMDi1nbSyQUOXcKYqAhDi87uZDl4e6Zwe 55CbGnahDI3f24RpUb8Gaq179QQ+Vg== X-Proofpoint-GUID: _os3HBO7IG_lsHueYZfw0KH2wIm6SXfp X-Proofpoint-ORIG-GUID: _os3HBO7IG_lsHueYZfw0KH2wIm6SXfp X-Authority-Analysis: v=2.4 cv=GoFPO01C c=1 sm=1 tr=0 ts=69255183 cx=c_pps a=WeENfcodrlLV9YRTxbY/uA==:117 a=C3Dk8TwHQYyIj7nOf9RCJw==:17 a=6UeiqGixMTsA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=EUspDBNiAAAA:8 a=RfJNy9JZAWTFlj1jTG0A:9 a=kacYvNCVWA4VmyqE58fU:22 X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1121,Hydra:6.1.9,FMLib:17.12.100.49 definitions=2025-11-25_01,2025-11-24_02,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 malwarescore=0 suspectscore=0 impostorscore=0 bulkscore=0 adultscore=0 phishscore=0 clxscore=1015 lowpriorityscore=0 priorityscore=1501 spamscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2510240001 definitions=main-2511250054 Content-Type: text/plain; charset="utf-8" From: Yuanjie Yang DPU version 13.0.0 introduces changes to the interrupt register layout. Update the driver to support these modifications for proper interrupt handling. Co-developed-by: Yongxing Mou Signed-off-by: Yongxing Mou Signed-off-by: Yuanjie Yang --- .../gpu/drm/msm/disp/dpu1/dpu_hw_interrupts.c | 89 ++++++++++++++++++- 1 file changed, 88 insertions(+), 1 deletion(-) diff --git a/drivers/gpu/drm/msm/disp/dpu1/dpu_hw_interrupts.c b/drivers/gp= u/drm/msm/disp/dpu1/dpu_hw_interrupts.c index 49bd77a755aa..5b7cd5241f45 100644 --- a/drivers/gpu/drm/msm/disp/dpu1/dpu_hw_interrupts.c +++ b/drivers/gpu/drm/msm/disp/dpu1/dpu_hw_interrupts.c @@ -40,6 +40,15 @@ #define MDP_INTF_REV_7xxx_INTR_TEAR_STATUS(intf) (MDP_INTF_REV_7xxx_TEAR_O= FF(intf) + 0x004) #define MDP_INTF_REV_7xxx_INTR_TEAR_CLEAR(intf) (MDP_INTF_REV_7xxx_TEAR_O= FF(intf) + 0x008) =20 +#define MDP_INTF_REV_13xx_OFF(intf) (0x18d000 + 0x1000 * (intf)) +#define MDP_INTF_REV_13xx_INTR_EN(intf) (MDP_INTF_REV_13xx_OFF(intf) + 0= x1c0) +#define MDP_INTF_REV_13xx_INTR_STATUS(intf) (MDP_INTF_REV_13xx_OFF(intf) = + 0x1c4) +#define MDP_INTF_REV_13xx_INTR_CLEAR(intf) (MDP_INTF_REV_13xx_OFF(intf) += 0x1c8) +#define MDP_INTF_REV_13xx_TEAR_OFF(intf) (0x18d800 + 0x1000 * (intf)) +#define MDP_INTF_REV_13xx_INTR_TEAR_EN(intf) (MDP_INTF_REV_13xx_TEAR_OFF(= intf) + 0x000) +#define MDP_INTF_REV_13xx_INTR_TEAR_STATUS(intf) (MDP_INTF_REV_13xx_TEAR_O= FF(intf) + 0x004) +#define MDP_INTF_REV_13xx_INTR_TEAR_CLEAR(intf) (MDP_INTF_REV_13xx_TEAR_O= FF(intf) + 0x008) + /** * struct dpu_intr_reg - array of DPU register sets * @clr_off: offset to CLEAR reg @@ -199,6 +208,82 @@ static const struct dpu_intr_reg dpu_intr_set_7xxx[] = =3D { }, }; =20 +/* + * dpu_intr_set_13xx - List of DPU interrupt registers for DPU >=3D 13.0 + */ +static const struct dpu_intr_reg dpu_intr_set_13xx[] =3D { + [MDP_SSPP_TOP0_INTR] =3D { + INTR_CLEAR, + INTR_EN, + INTR_STATUS + }, + [MDP_SSPP_TOP0_INTR2] =3D { + INTR2_CLEAR, + INTR2_EN, + INTR2_STATUS + }, + [MDP_SSPP_TOP0_HIST_INTR] =3D { + HIST_INTR_CLEAR, + HIST_INTR_EN, + HIST_INTR_STATUS + }, + [MDP_INTF0_INTR] =3D { + MDP_INTF_REV_13xx_INTR_CLEAR(0), + MDP_INTF_REV_13xx_INTR_EN(0), + MDP_INTF_REV_13xx_INTR_STATUS(0) + }, + [MDP_INTF1_INTR] =3D { + MDP_INTF_REV_13xx_INTR_CLEAR(1), + MDP_INTF_REV_13xx_INTR_EN(1), + MDP_INTF_REV_13xx_INTR_STATUS(1) + }, + [MDP_INTF1_TEAR_INTR] =3D { + MDP_INTF_REV_13xx_INTR_TEAR_CLEAR(1), + MDP_INTF_REV_13xx_INTR_TEAR_EN(1), + MDP_INTF_REV_13xx_INTR_TEAR_STATUS(1) + }, + [MDP_INTF2_INTR] =3D { + MDP_INTF_REV_13xx_INTR_CLEAR(2), + MDP_INTF_REV_13xx_INTR_EN(2), + MDP_INTF_REV_13xx_INTR_STATUS(2) + }, + [MDP_INTF2_TEAR_INTR] =3D { + MDP_INTF_REV_13xx_INTR_TEAR_CLEAR(2), + MDP_INTF_REV_13xx_INTR_TEAR_EN(2), + MDP_INTF_REV_13xx_INTR_TEAR_STATUS(2) + }, + [MDP_INTF3_INTR] =3D { + MDP_INTF_REV_13xx_INTR_CLEAR(3), + MDP_INTF_REV_13xx_INTR_EN(3), + MDP_INTF_REV_13xx_INTR_STATUS(3) + }, + [MDP_INTF4_INTR] =3D { + MDP_INTF_REV_13xx_INTR_CLEAR(4), + MDP_INTF_REV_13xx_INTR_EN(4), + MDP_INTF_REV_13xx_INTR_STATUS(4) + }, + [MDP_INTF5_INTR] =3D { + MDP_INTF_REV_13xx_INTR_CLEAR(5), + MDP_INTF_REV_13xx_INTR_EN(5), + MDP_INTF_REV_13xx_INTR_STATUS(5) + }, + [MDP_INTF6_INTR] =3D { + MDP_INTF_REV_13xx_INTR_CLEAR(6), + MDP_INTF_REV_13xx_INTR_EN(6), + MDP_INTF_REV_13xx_INTR_STATUS(6) + }, + [MDP_INTF7_INTR] =3D { + MDP_INTF_REV_13xx_INTR_CLEAR(7), + MDP_INTF_REV_13xx_INTR_EN(7), + MDP_INTF_REV_13xx_INTR_STATUS(7) + }, + [MDP_INTF8_INTR] =3D { + MDP_INTF_REV_13xx_INTR_CLEAR(8), + MDP_INTF_REV_13xx_INTR_EN(8), + MDP_INTF_REV_13xx_INTR_STATUS(8) + }, +}; + #define DPU_IRQ_MASK(irq_idx) (BIT(DPU_IRQ_BIT(irq_idx))) =20 static inline bool dpu_core_irq_is_valid(unsigned int irq_idx) @@ -507,7 +592,9 @@ struct dpu_hw_intr *dpu_hw_intr_init(struct drm_device = *dev, if (!intr) return ERR_PTR(-ENOMEM); =20 - if (m->mdss_ver->core_major_ver >=3D 7) + if (m->mdss_ver->core_major_ver >=3D 13) + intr->intr_set =3D dpu_intr_set_13xx; + else if (m->mdss_ver->core_major_ver >=3D 7) intr->intr_set =3D dpu_intr_set_7xxx; else intr->intr_set =3D dpu_intr_set_legacy; --=20 2.34.1