From nobody Tue Dec 2 00:46:26 2025 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id C1EBF2F7AB4 for ; Tue, 25 Nov 2025 06:49:22 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1764053364; cv=none; b=D7ns5eRalHyvYfN4M0tDRE8Fta6VsThE0pKFbrmCRzt0FFLhyHFQxZCun6MAby1ih8Sco5Bm/sZGb0co1vtYNdtlv7eERefhwhaPXpZwq5kr4Weob/ehVv2Zc6oo8bLWUxNNkQ9kdqMRsQvlE1vrlTcmKHJPVDZrxd0AFNUF6Oc= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1764053364; c=relaxed/simple; bh=vuUrrskU23wX33PjpqTBcL/IP1cl943DrlpkwCNd+WE=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=JU/6lM8WGe4GQ6sGzz1uKvN5AnB8D6+KYmJd2DKRKZXE235L/8w++StFEaNnUco61qCK81iZzihQBARO3/9f4CDTVAv2BLqbYHakRTkLQdnGywaQQw4dtARGkmMOMbtoZTHN+XhB7xkvGvxCq499KcbSEimWnG970KQ+Vy6ATGw= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=nGru6I3e; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=gVCeGBty; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="nGru6I3e"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="gVCeGBty" Received: from pps.filterd (m0279862.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 5AP2ggM11741105 for ; Tue, 25 Nov 2025 06:49:22 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:date:from:in-reply-to:message-id :mime-version:references:subject:to; s=qcppdkim1; bh=mTEpnqQDbzn otcGF0MdKYZhvxCR/jGVEFQI5zYSrPmA=; b=nGru6I3eZC4Kcyl6h6QAt5wjHNE p54D/D6y+YCW+milCaEbwqgSkbm5emB1ToEVha66h0J3d5C47xMcRadiuKI5aq7F 17g5V3LcFsMGQVphlPRLd1KJ6FdRIwUtbfMa2wbOPM3e3nD8EBd21tCR/exefokk KD5s4ZZ4qfHXSqkpaaZyWQVYvbvg22xxzRuEsq/1mSzQtW7q2DJ2oUCrSDNA5rA3 VZNAAsfRP84O7IepjIGTxO6PfG/WCBPcnJkvJAjtsPcHjAWE/rjXnso7KJdxy3Zs 331vKNQ4Yr6svyaXhvmEtuZGXCTep3Us0zNCIb8Y+GrRqUPCTyaSZW7JPVA== Received: from mail-qt1-f199.google.com (mail-qt1-f199.google.com [209.85.160.199]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4amteba84x-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Tue, 25 Nov 2025 06:49:21 +0000 (GMT) Received: by mail-qt1-f199.google.com with SMTP id d75a77b69052e-4ee09693109so110912651cf.3 for ; Mon, 24 Nov 2025 22:49:21 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1764053361; x=1764658161; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=mTEpnqQDbznotcGF0MdKYZhvxCR/jGVEFQI5zYSrPmA=; b=gVCeGBtyAoiGlmhu/lJ/McuKX4nhfAQdeWdUwbsuSZj5RzhlZpGsvFspz8pEe84y+f EAIsywJKcFNM9mXlpcREEBq9FXywhedvSoWHXvcLxgTq7dHd9lo/Lii68xQY4YkAvk06 1tEz3vm/KOPvK2/ci/Pe4sPhEGs8BlQKdVlHsyky0ILZvv+NuURhKw4qoqISsOw3kdTU 50Ui96OpInFHrLE6kYmz8zX8r9aHBEmuhKSPas5FFvhmBeHU4b/rA8h5RIZ2vARloZLS EnavcdR6Y5uigf1H3SRu0g3Isl2uZsQlU1ucgLUgSCqVYLnRp5BdNFiCVScOuozztjIV OePQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1764053361; x=1764658161; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=mTEpnqQDbznotcGF0MdKYZhvxCR/jGVEFQI5zYSrPmA=; b=w6WNWO/eYnFNDrVTzQf7IMbcTvgj7yHRkYJgNgBtzdwHnrVJta/Z47gcKu988fv08T j7hwDS5lQZOOiFO+hXelD8ckiMyHcUirNIKBEBYfg6pXZ5IavUrCejCbsfKZ2929V/n9 q6/XUpONgdOpHXpE5W6omN7De9AMuGURmnrA8sIpOHcjT6af3i5LLezSmOZ1qOZJ3NWX hP5+Ni+fCbqLFedMHO/d2rHHAPqyTFvAe4qs1G4mQcgK7cYLRMA7ruuHIRhBuboEQnj7 ka6wu1WNdVSLQuRuu8prLhVloq2bJ0Qc0ZquvfQ7gr2+kgaldXzLFblHYVspZa3sWLIG vCjA== X-Forwarded-Encrypted: i=1; AJvYcCUf7Du/3Zcu7ZTC9YJdG8drPBiwc7/Yx0i33QkTwHMlQ3/H7ATTqboBfukENLfmd90QAIqH7MCuSUKEDSg=@vger.kernel.org X-Gm-Message-State: AOJu0Yy1mKJtN0hag0iDNwurNxQtV6dosLDKsT7q6+fHVg7TGrimVO3b wqEnTnpN23RwaAKnVqdPEgyzqNSwtVfk/CJPAwlAmwYTsZTblOmsoUni8i57Cd4W2tiuc3+AUuO pMurgR7WLJ+4n/pBPyNlpNXz1OVXDNoSLPQdyMQUnvDRgBC6+wKi99pIco1zeOYoB7IM= X-Gm-Gg: ASbGncvc1w+YRbFJ6la6k4Q/XcKjRkDHWIgurszIiUsB/hn6D8e5lLR8kHJKcnxxc09 zwD3e2jG1IHOgHT6+Vn2YJe1VN15VfqMYD+cD3YLZesNxM7kUxCZ8QfS4L0/pWZgQshV4StY3B5 ubuEj9W71h0iN0xSiAbeK6caMHdG0r7wCIpP2AQopgwvT1FB7l6PnR7SH+z1aK07oKxoxiw82aI MC+pEAPz4Adf/Bib7RRfz0JqD6j5JHx4kpXNE2RMNY+RJuR0EmNg85T/uCHwMrFgbznMKixsCdi 2MIZZn9C6Wc06KRD8NrpWT8/PPh7Jm679NvhflcM3vGurgvxzOq0sQzkOQU5z0XKDlNW2cC0Aot HfCiYOWHqF2I7qsTupWI9A7AT7lGXEpGpLR4PnrysGfa0w/Beowk+6xZrwEfAP8Zb1G49GNI= X-Received: by 2002:a05:622a:118b:b0:4ee:9b1:e32 with SMTP id d75a77b69052e-4efbd90ca3cmr25012851cf.12.1764053360735; Mon, 24 Nov 2025 22:49:20 -0800 (PST) X-Google-Smtp-Source: AGHT+IGplJtM6PIhFpmRcTZ2wr4latOAgppymuITWXHdQsTlNhCo4gWclBzktAKtg0xrwFlPEesmIg== X-Received: by 2002:a05:622a:118b:b0:4ee:9b1:e32 with SMTP id d75a77b69052e-4efbd90ca3cmr25012451cf.12.1764053359837; Mon, 24 Nov 2025 22:49:19 -0800 (PST) Received: from yuanjiey.qualcomm.com (Global_NAT1_IAD_FW.qualcomm.com. [129.46.232.65]) by smtp.gmail.com with ESMTPSA id d75a77b69052e-4ee48e3edb9sm100645971cf.22.2025.11.24.22.49.11 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 24 Nov 2025 22:49:19 -0800 (PST) From: yuanjie yang To: robin.clark@oss.qualcomm.com, lumag@kernel.org, abhinav.kumar@linux.dev, sean@poorly.run, marijn.suijten@somainline.org, airlied@gmail.com, simona@ffwll.ch, maarten.lankhorst@linux.intel.com, mripard@kernel.org, tzimmermann@suse.de, robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, quic_mkrishn@quicinc.com, jonathan@marek.ca, quic_khsieh@quicinc.com, neil.armstrong@linaro.org, yuanjie.yang@oss.qualcomm.com Cc: linux-arm-msm@vger.kernel.org, dri-devel@lists.freedesktop.org, freedreno@lists.freedesktop.org, linux-kernel@vger.kernel.org, tingwei.zhang@oss.qualcomm.com, aiqun.yu@oss.qualcomm.com, Yongxing Mou Subject: [PATCH v2 06/10] drm/msm/dsi/phy: Add support for Kaanapali Date: Tue, 25 Nov 2025 14:47:54 +0800 Message-Id: <20251125064758.7207-7-yuanjie.yang@oss.qualcomm.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20251125064758.7207-1-yuanjie.yang@oss.qualcomm.com> References: <20251125064758.7207-1-yuanjie.yang@oss.qualcomm.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-Proofpoint-GUID: 1yeKomKVwdg53PvM_isAl-TL_s18-DDW X-Proofpoint-Spam-Details-Enc: AW1haW4tMjUxMTI1MDA1NCBTYWx0ZWRfXyTbwekSHYVap rqKtbf7vNw1FxE6hriLCXNpKXatTDDrr847pJDwS6m2vzAaxgGLhHx4JtKct2aDmzMMQCloTngG 7BBNLnq2Kc/YMCmp9DJaCb024G+SZcDOPqPpvbTMItrOl9O4qqXfAOajeTxikD9bN93o+tfGLnb Son786Hp1OWzY2sAuKeExgpIL3FGQO9nbQDsqSSowFJSfACCsNRF6IiTdSr6M+nLaAjbwqrXKMR GNhfnpvWlXjvCQPL7Yn49+LCgVMbTD/L4FHxNEMOTtpmW/aiDNJbHvQ/iFY9QhyF7Q/0q3KEzyN gsUotnZpthKO7KCHS7/7Mu1ei4bwyBsmlba7xsq8T/2v6ugQBlhbkZWsp0rYGkvf4H9pks4IFoU HH4v68w6boCgjfR0ZsdMVvTNVTkUNA== X-Proofpoint-ORIG-GUID: 1yeKomKVwdg53PvM_isAl-TL_s18-DDW X-Authority-Analysis: v=2.4 cv=d7f4CBjE c=1 sm=1 tr=0 ts=69255171 cx=c_pps a=WeENfcodrlLV9YRTxbY/uA==:117 a=C3Dk8TwHQYyIj7nOf9RCJw==:17 a=6UeiqGixMTsA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=EUspDBNiAAAA:8 a=ab5uJhi7KCXt4xzmVoQA:9 a=kacYvNCVWA4VmyqE58fU:22 X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1121,Hydra:6.1.9,FMLib:17.12.100.49 definitions=2025-11-25_01,2025-11-24_02,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 lowpriorityscore=0 spamscore=0 clxscore=1015 bulkscore=0 suspectscore=0 adultscore=0 phishscore=0 malwarescore=0 priorityscore=1501 impostorscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2510240001 definitions=main-2511250054 Content-Type: text/plain; charset="utf-8" From: Yuanjie Yang Add DSI PHY support for the Kaanapali platform, kaanapali introduce addition of DSI2/DSI2_phy compared to SM8650, However, based on the HPG diagram, only DSI0_phy and DSI1_phy works. Co-developed-by: Yongxing Mou Signed-off-by: Yongxing Mou Signed-off-by: Yuanjie Yang Reviewed-by: Dmitry Baryshkov --- drivers/gpu/drm/msm/dsi/phy/dsi_phy.c | 2 ++ drivers/gpu/drm/msm/dsi/phy/dsi_phy.h | 1 + drivers/gpu/drm/msm/dsi/phy/dsi_phy_7nm.c | 23 +++++++++++++++++++++++ 3 files changed, 26 insertions(+) diff --git a/drivers/gpu/drm/msm/dsi/phy/dsi_phy.c b/drivers/gpu/drm/msm/ds= i/phy/dsi_phy.c index 4ea681130dba..7937266de1d2 100644 --- a/drivers/gpu/drm/msm/dsi/phy/dsi_phy.c +++ b/drivers/gpu/drm/msm/dsi/phy/dsi_phy.c @@ -577,6 +577,8 @@ static const struct of_device_id dsi_phy_dt_match[] =3D= { .data =3D &dsi_phy_4nm_8650_cfgs }, { .compatible =3D "qcom,sm8750-dsi-phy-3nm", .data =3D &dsi_phy_3nm_8750_cfgs }, + { .compatible =3D "qcom,kaanapali-dsi-phy-3nm", + .data =3D &dsi_phy_3nm_kaanapali_cfgs }, #endif {} }; diff --git a/drivers/gpu/drm/msm/dsi/phy/dsi_phy.h b/drivers/gpu/drm/msm/ds= i/phy/dsi_phy.h index 3cbf08231492..c01784ca38ed 100644 --- a/drivers/gpu/drm/msm/dsi/phy/dsi_phy.h +++ b/drivers/gpu/drm/msm/dsi/phy/dsi_phy.h @@ -64,6 +64,7 @@ extern const struct msm_dsi_phy_cfg dsi_phy_5nm_sar2130p_= cfgs; extern const struct msm_dsi_phy_cfg dsi_phy_4nm_8550_cfgs; extern const struct msm_dsi_phy_cfg dsi_phy_4nm_8650_cfgs; extern const struct msm_dsi_phy_cfg dsi_phy_3nm_8750_cfgs; +extern const struct msm_dsi_phy_cfg dsi_phy_3nm_kaanapali_cfgs; =20 struct msm_dsi_dphy_timing { u32 clk_zero; diff --git a/drivers/gpu/drm/msm/dsi/phy/dsi_phy_7nm.c b/drivers/gpu/drm/ms= m/dsi/phy/dsi_phy_7nm.c index c5e1d2016bcc..8cb0db3a9880 100644 --- a/drivers/gpu/drm/msm/dsi/phy/dsi_phy_7nm.c +++ b/drivers/gpu/drm/msm/dsi/phy/dsi_phy_7nm.c @@ -1504,3 +1504,26 @@ const struct msm_dsi_phy_cfg dsi_phy_3nm_8750_cfgs = =3D { .num_dsi_phy =3D 2, .quirks =3D DSI_PHY_7NM_QUIRK_V7_0, }; + +const struct msm_dsi_phy_cfg dsi_phy_3nm_kaanapali_cfgs =3D { + .has_phy_lane =3D true, + .regulator_data =3D dsi_phy_7nm_98000uA_regulators, + .num_regulators =3D ARRAY_SIZE(dsi_phy_7nm_98000uA_regulators), + .ops =3D { + .enable =3D dsi_7nm_phy_enable, + .disable =3D dsi_7nm_phy_disable, + .pll_init =3D dsi_pll_7nm_init, + .save_pll_state =3D dsi_7nm_pll_save_state, + .restore_pll_state =3D dsi_7nm_pll_restore_state, + .set_continuous_clock =3D dsi_7nm_set_continuous_clock, + }, + .min_pll_rate =3D 600000000UL, +#ifdef CONFIG_64BIT + .max_pll_rate =3D 5000000000UL, +#else + .max_pll_rate =3D ULONG_MAX, +#endif + .io_start =3D { 0x9ac1000, 0x9ac4000 }, + .num_dsi_phy =3D 2, + .quirks =3D DSI_PHY_7NM_QUIRK_V7_0, +}; --=20 2.34.1