From nobody Tue Dec 2 00:25:33 2025 Received: from mgamail.intel.com (mgamail.intel.com [198.175.65.19]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id CE2702F7ACD; Mon, 24 Nov 2025 23:09:00 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=fail smtp.client-ip=198.175.65.19 ARC-Seal: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1764025743; cv=fail; b=UsbL2+XsE+MjtyItWFKZuJ4yhg9X8CXk5NfVoDgvdyBH8j3jb1BBJFdJSTewUEFD+fB0Uqbdxo+ykRAiMjNaHaN7NHPmVocybEL8paomnrnlct8B2SnJTguoWWUiWHlKvo2pdvtON0Fyrcog+12zTYQuTsYRLN9AveLmdNIaX7g= ARC-Message-Signature: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1764025743; c=relaxed/simple; bh=J1KYwj4+QIAssDi6uhjb5GuJJhUlO0ta35sA0vsa+To=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: Content-Type:MIME-Version; b=jTFZy+i2iDz7O3nTe0wwr28gM5xXqzP6AjrInWYRQQMM9kiXmXEYfOEP1iin320hIAphZNo1WgL7WoZW7ZDCBhViS7Z4wACm+0r/2eXh3LLN/wJsrYR+rhnEzQg9d+tZOSuZJTh1CJupg5zjXszaIW3W/Al8Z2Az0GTAd8BPvnI= ARC-Authentication-Results: i=2; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=intel.com; spf=pass smtp.mailfrom=intel.com; dkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com header.b=gZ5yfmml; arc=fail smtp.client-ip=198.175.65.19 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=intel.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=intel.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com header.b="gZ5yfmml" DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=intel.com; i=@intel.com; q=dns/txt; s=Intel; t=1764025741; x=1795561741; h=from:to:cc:subject:date:message-id:in-reply-to: references:content-transfer-encoding:mime-version; bh=J1KYwj4+QIAssDi6uhjb5GuJJhUlO0ta35sA0vsa+To=; b=gZ5yfmmlIhjODnUEoNuDA7jffb2EPqDr46s+sRrblV+meHXMYyJ6WH7u u6fzK27qF8IGjn5RBUgrR1hZuFbseAIwDcPdxRuuh/KMyhoxJ19+HuPYD 5TJkHZxDdYZuEAY+5b1K8voHHZnJHeZDYk6dh/XNRY/QdqDy1yr5WZlNt ETAvP/Og8TpYT7SO3nYzNIAhIcd4yitFCFyRJhtQdEp6pYzLi5+UlzmJ6 guvpOAr8T973CXDUcz1wX0NDu7NTBPp3chvqK3YCObP9y3mQBURpgJZbw TvRNI6v61N61x+xPsZ8bTNMutQs1CiPqfWQGLxEaE+qvbz8uNkUSQUfwC g==; X-CSE-ConnectionGUID: 2j8boXEFRFGM5UlVk4q3Kw== X-CSE-MsgGUID: rC5EL04uT1ChjWpqghtmew== X-IronPort-AV: E=McAfee;i="6800,10657,11623"; a="65923787" X-IronPort-AV: E=Sophos;i="6.20,224,1758610800"; d="scan'208";a="65923787" Received: from orviesa001.jf.intel.com ([10.64.159.141]) by orvoesa111.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 24 Nov 2025 15:08:59 -0800 X-CSE-ConnectionGUID: n6rGq6MUS/qszQps4u17FQ== X-CSE-MsgGUID: Mz32LffFQuu13Hf30OElHg== X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="6.20,224,1758610800"; d="scan'208";a="229738992" Received: from fmsmsx901.amr.corp.intel.com ([10.18.126.90]) by orviesa001.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 24 Nov 2025 15:08:59 -0800 Received: from FMSMSX903.amr.corp.intel.com (10.18.126.92) by fmsmsx901.amr.corp.intel.com (10.18.126.90) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.29; Mon, 24 Nov 2025 15:08:57 -0800 Received: from fmsedg902.ED.cps.intel.com (10.1.192.144) by FMSMSX903.amr.corp.intel.com (10.18.126.92) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.29 via Frontend Transport; Mon, 24 Nov 2025 15:08:57 -0800 Received: from CY3PR05CU001.outbound.protection.outlook.com (40.93.201.64) by edgegateway.intel.com (192.55.55.82) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.27; Mon, 24 Nov 2025 15:08:57 -0800 ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=AMBSOBORIiy6wdmeDTLEPP0/CaO9f9rpk0IbIMae+NPrK2LKoMV9oZW1uLNQkmjYbro5CUZbeawqL8Sg3FwXq7uohaQiiYN1fBELAVW/SP8h4JkuHjBxcYhUM6wmCNNP3P8d8yw7Dc8ynHbYA9v4iD1WueG8XOPBroRQqDe9aNzzmFHLLXMm5NxJTsK+wVkWv4kSweYhWdk4Ifa9LZqXM+gbgeERHV7zMzf2zNHbSW+EMseMJGlUKs/HfwD9DFoTHJmdCXnS2W7xILGGnNlRSCWqb0AQZ+Yw8+q/d2evbbKXGQ4hM9u5ComacZKv86yizuuiryLRsogfrOiC1LGy1A== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=Z7SZPFtmgW7HYpXxa2YAc0lcBXh3ZUX8ym/Grhc9bk0=; b=jV2bQo/cr28wcIRKkRfPVPjeyRa2ALxF1QAz97q+QhIjRNd8nqBzgLVbBiEf/Z8ScNOZ+TbDaqSylFWhXiqxK1okYji3YZyuS2RgQWVCjvWU6dBrO1uXUYTeFLZk5ddH8ZeAkyuqSfeXwAnuzzpNTg7uQ/OwXagK+5Q7bqp+AQsrpT9UWrUq3CJeN7LD8y5peluIuKbvaKxiy0/6JSPvEQ9qsQ/pglAbBxeYx/QBAcDJXItkgl3oVh52jOmDeNyMpHCYgHoP3oSFFWiu/6M9cFDn0UT+wmkcen0qN6RoX5yJbL7xgQiUIl8+q5XiBTkVGjEQWTVUng0IwVJMM2t2kQ== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=intel.com; dmarc=pass action=none header.from=intel.com; dkim=pass header.d=intel.com; arc=none Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=intel.com; Received: from DM4PR11MB5373.namprd11.prod.outlook.com (2603:10b6:5:394::7) by DM3PPF9EFFC957B.namprd11.prod.outlook.com (2603:10b6:f:fc00::f40) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9343.17; Mon, 24 Nov 2025 23:08:55 +0000 Received: from DM4PR11MB5373.namprd11.prod.outlook.com ([fe80::927a:9c08:26f7:5b39]) by DM4PR11MB5373.namprd11.prod.outlook.com ([fe80::927a:9c08:26f7:5b39%5]) with mapi id 15.20.9343.016; Mon, 24 Nov 2025 23:08:55 +0000 From: =?UTF-8?q?Micha=C5=82=20Winiarski?= To: Alex Williamson , Lucas De Marchi , =?UTF-8?q?Thomas=20Hellstr=C3=B6m?= , Rodrigo Vivi , Jason Gunthorpe , Yishai Hadas , Kevin Tian , Shameer Kolothum , , , , Matthew Brost , "Michal Wajdeczko" CC: , Jani Nikula , Joonas Lahtinen , Tvrtko Ursulin , David Airlie , Simona Vetter , "Lukasz Laguna" , Christoph Hellwig , =?UTF-8?q?Micha=C5=82=20Winiarski?= Subject: [PATCH v6 1/4] drm/xe/pf: Enable SR-IOV VF migration Date: Tue, 25 Nov 2025 00:08:38 +0100 Message-ID: <20251124230841.613894-2-michal.winiarski@intel.com> X-Mailer: git-send-email 2.51.2 In-Reply-To: <20251124230841.613894-1-michal.winiarski@intel.com> References: <20251124230841.613894-1-michal.winiarski@intel.com> Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable X-ClientProxiedBy: VI1PR0102CA0006.eurprd01.prod.exchangelabs.com (2603:10a6:802::19) To DM4PR11MB5373.namprd11.prod.outlook.com (2603:10b6:5:394::7) Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: DM4PR11MB5373:EE_|DM3PPF9EFFC957B:EE_ X-MS-Office365-Filtering-Correlation-Id: e7c774bd-d5d9-4b51-fd83-08de2bae7124 X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0;ARA:13230040|366016|1800799024|376014|7416014|921020; X-Microsoft-Antispam-Message-Info: =?utf-8?B?aWNWV0RiTHdPN0pKditTWUtZRDY2bVc2bGNkdENmL3dzYlNHOFRLb0owYm5x?= =?utf-8?B?K2JFL2hWZkZCNUROTVhkZU9wa3FSSkxsaFhDMGp4cGp3SGdPaHBKL25DUXBX?= =?utf-8?B?bkZvRVFDUWN2QnBWcm5tOTJESUZzeHlXZFYyWkdtYUNsa010dEZkYWN2d3R2?= =?utf-8?B?WDVndERwdFJHMU1xN2k3cXB4L0tLdDVmcUI4OGsrL2tJRkdRc0srWnNJQ0pU?= =?utf-8?B?TnYzcmtpMmJ2UHc1MTZoalFMSEtUU2FEb1FWb215clk2SmVCNUtybVZSNWZp?= =?utf-8?B?U05MYU1wRUQ4RFNCN2dTMjA3ZmZEVXZEZEdmK3g1L1hhV0FrVVgyTzFVQTYv?= =?utf-8?B?ZEZtdnovSzV1RFBmNjZVWWR5SkVhdjZ4RHhEc2kvdUtZZHdacjlrMldzcjBC?= =?utf-8?B?TVRUdzQrRG9GdVNLRXd1ZGdVUHQ4cXFRVzVxVW50S1BjbjQwSDZ5QUxGdDNP?= =?utf-8?B?a05RWHZvazMwMVlnejVaZnA0OUNRdmpwVHdxZGxvbGlkUU9kQ1YydEVxREFH?= =?utf-8?B?Z00xRWVDNXFVZFVWOVIzd0REOEZ1K2thd2IyQkxqZ2tEckxnT3ZvVVR5TjN6?= =?utf-8?B?eDl5bzZFN3lGQXVRa2VudWN2QUUxUWVEeC9KTEZXdkJwdTNUS3VZbm5ZbXBX?= =?utf-8?B?ZTJCeVJhOGR0c1YvMHNiSldOdFdxUVdyWXFaV3hWdkV4RXY5YkpVZ0pOTDZ2?= =?utf-8?B?SW1oY3AvdFdDQXQ5bXRsc1BVcGovRm1tZFRpVk5jTU9uWjc5TmNEdCt3OWJR?= =?utf-8?B?S3Y3bzZOaVhLWVg4ZG4zNTFsL2lsSHRyRWl6M0hiSDN2YnFhSDBBTmUzSFl2?= =?utf-8?B?Ym9NUGhVSWQrbDFZREJVSElza0F4d3hIbWx5Qm1BNjh4bmYvSno3TkZTdkI0?= =?utf-8?B?akVJMkFGNjlBV2RXQk1KTkNtOTBuczFXaGFDZXpEQVNUZWNkQUFDaElFZUlM?= =?utf-8?B?anBrY2xkQ3EyN0x0SEVwaTRKdmlIZVN4VmV2NnkrbnZuTnNzcGJJUUxwZHVa?= =?utf-8?B?bnBZbjUreUlTREdOTzljL2xBcFV2aFpnNkxVbHNHdk5MTlg3OThpWkJyNDNh?= =?utf-8?B?b1JqWFFWZlBQZGd0NVQrOS82MEMxM0wxTmZsYnpuTy95WkxXTmpQRXlIL0VI?= =?utf-8?B?VkI3Z3ppYVoreUNKM3ZUS1NnSHhzWjhycWtTL1RxL2w0M1ZJRVFrTm5uOEhP?= =?utf-8?B?L25uVk4reXkxaisrS0JpblBDZkEwNlJ2S0VObklPMkRSamJxZTl3NEdwMjNG?= =?utf-8?B?czdhM3hKb3JycUxBeU9QVlpNZHlMM0puMUNtYWNaWVVxb3ZzbTEyOG5SdEdC?= =?utf-8?B?cStMNmRlRnF4dTc0bWltUW55SUF5YlJrRXdzZkR4bVcwdHBXaHdoWTVENzBK?= =?utf-8?B?UEVYckFRYVBkZWE2Q2srWXR2ZVFvM3VzcnRvbDA2YnVtbkJ4cDlxNFE4a3pS?= =?utf-8?B?TjJwcHhCTUlxdXdCZVJTM0lBbDFqcmY4YTFoZXlqNG5BNmhGVHNackRBeW94?= =?utf-8?B?OTF2dHVTdjJWR2F2a3ZJRWZjODBjMlg3blV0d0w5ckVadGtCb3pwRlAxWE94?= =?utf-8?B?NjJvaEZTRGx2U0xaWEFzTUpxcklWNzFGOEp6S1hvUkVLYlVDamFhL05reUhK?= =?utf-8?B?MFRnaVB5RnJRRU5ScUIzSHZFbVFUUHN2MjlEOWRWRUkyQ0xUVjlocFVkUHpV?= =?utf-8?B?STF2bTJNalRuYkpTeTNBSElxWjJNdXV5dHlySVkwM1ErcHlRRG5DblhGS1Fw?= =?utf-8?B?ak5EMEEySDNnTS9ERmZseGJEOTBJUWY3dHdpU1ZCQmxWbjFGdSt2SElQdnVs?= =?utf-8?B?aXUwZnlFdThmejF6bGpsbkZjSW5NNGdhQlJNMFJKYS83Y0ZKQU5SanI5K3JB?= =?utf-8?B?Yk9DWXF0a2E0QUo0dmxCeWVVbWRlY3NOamk1dzFSamdSMklKT0JXYjRlSmls?= =?utf-8?B?LzFremdybnV5RmRmT1N1QjRZejdSWDJ0TzlQL0Z1azVROGhXTE9yRHoxK0pH?= =?utf-8?Q?eQKowwZW/CHUcyXwvFTlK3lP/pwbzg=3D?= X-Forefront-Antispam-Report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:DM4PR11MB5373.namprd11.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230040)(366016)(1800799024)(376014)(7416014)(921020);DIR:OUT;SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: =?utf-8?B?L0ZJWU42NzRKN2xQT1RHTTM3akh3ZEJxZmhtM1M3QUpvaE9iT0h1S3FXQmJM?= =?utf-8?B?OHMxZ1RQOFJ5UW5MdEVHcWprWjFwYkhWakhrY0JlZ0FqangwL2VqaVRYZUt6?= =?utf-8?B?MzRaZHhXT0dTbVVZMFVla2NKVDNMVlp4YVJQckFJVjBOc3VSam15d3JucHJ5?= =?utf-8?B?YnNaRmRhVU52dDRYRVdPUSsvenAyQm4vb0RERXI0VlZjSzhLaDE0bmJlelAy?= =?utf-8?B?aVJtS05vcTR3VXZKNjFxQzRjR0FuR0Zzdm1CbWpYZzFZU1d2YzhQeUE5QmhV?= =?utf-8?B?ZUp3aDdKTHlMNysvendrNHN3OGlSaVNCWVZ0VnVRbUxVMlBKSmNmaVBzdUFT?= =?utf-8?B?SkYzZWR3bi9pYTVMVDlUbnhrODY3K2JDV2V3dTMvK0I4OTd6OWdkbHdsTGdK?= =?utf-8?B?R0lrSkJWcVczRkFqbmlzeVlXamZLNFovZzc0S2tvVGdYUlJjaDg2VVl4MnBG?= =?utf-8?B?RjdQLzdRYXg3Tk93UlVHUFJNZTU3WFoxRVJybWlxOUQ4bXl0Y01hbXI0MUdW?= =?utf-8?B?TEE1R0ZzaXJCQU5EYXFRS3VlOTdDUTlZczVOeHgxMzlUWU1EOFRaN0RLWm1S?= =?utf-8?B?Ukt6S0lGcXhKcGxRa05NRkRKNTBOREl2WnkzQVNnczlJUWpMR3QxYU5jRk95?= =?utf-8?B?RUlzT2N2TVNjOWlXZVNHZlJYT09ZL3F0dmRVVDZqckxxT1pZR2pXWGxUU2Q0?= =?utf-8?B?S29tRXNCOUpXcGJLU3R4eFZ1b1YyQ3R4NTREMXFxeDlXamtGN3VkcFpHSjFk?= =?utf-8?B?QTRRQUE2WDQvMCtjbTlVTE8wRVR3NEFYRHI2a2psdVF2S1JCUFRpLzZEb2th?= =?utf-8?B?R21PY2tCdVRzZUtxYytnR0pTaXd1WFBUbjJhTytsYVdJTllCWExsY1JrNVJB?= =?utf-8?B?T3EwTjVMd0R5UkZWeTJtK0YvOG03dnZJakFBQW1CM3lpcll1SlVjb1RCMElG?= =?utf-8?B?N1VSS3N5Sm5JOEdWRS9BOUNuazh5T2pUTFFldExtSEVvMUxrNmsyMVMwTnBv?= =?utf-8?B?bUJsWmppeGhVM2dSSjh6ZHhnb0NsVC90LzROVlpRS0QxOU1zY3BRWm9RZ1h1?= =?utf-8?B?YW5WU1YyQW1WNlhpS2R5QUxLeU9xZ0ZiYXM1YU9aU1NsWm9BM0FiVFhLQUY0?= =?utf-8?B?SUtWNVN4ZFhEYkRTNnlMVE9aREVtb0VMeVdDbTBqaHBsZ1ArV1RsNHNvM21s?= =?utf-8?B?clg0WGc1TFZ0bjI3RVVTb04waEJTckdET1RmbEZuR0wvTlhBd1dZKzFVTkNv?= =?utf-8?B?RXFqNDA4MGh4MWJEL2lTaWZmM2taTFliQ2pMZk54MlZDUGR4NFZwL1ZKTngw?= =?utf-8?B?eWw0cHZHOW9jYlFFOHNnSkc0TE5GL2huSnE1VkRwVEd1Y01GZHhpZWladjU5?= =?utf-8?B?ZGdEOHlrMUFybmRCVGQvUU1rbk9pMVR4bitpVExpSHhQS2xBTzNnVHhsUjVi?= =?utf-8?B?UnpjMmo0N29DVXFZc29CN0U3RXFRdHBYNmZmc29mamtXMExub0NUenRrSm9x?= =?utf-8?B?UE1YZHVDQlpxK3lvWHZrWGdZWHd0S01VL1ZucXNVZkxYUkpGaTBENUNuZ213?= =?utf-8?B?MWZzd3gzanY0VDZaNGRpWmswSE4wY3BORnAxQnBidmNuNHNIdHB3NGYrMTFG?= =?utf-8?B?clFka0dzYnRJQ3lXSEovbzNzYm96d2pFbDcwTC9HV1FvMTdrRkV1WnQ4UXc1?= =?utf-8?B?Y3lMd05wbDQwcUZGNjkxS1h2cVNpY2RneEdQVE9xVnhZdVdCMXJJTVNpeHNJ?= =?utf-8?B?YWxEb012VTczbVdtY1AvaHBqL05yT0RkVktLQ3lCRzBYR3RUQ0VaOWZjRkZj?= =?utf-8?B?MW84cm9ISXdqYjNGbnI5bmxJVThYS2lIdElVYVdjOURyejVCNW84dUpOOGdz?= =?utf-8?B?REE5MGpsTlFtOU1VVGNOR2Q0dzJQOGlOWW1aSEZndjBKTnY1TDJVajFBeEZ2?= =?utf-8?B?K1pNTDlTQWUyWUh2T05jNHBRQ3owZmx1dE9IeWdqREJZNGdVUmtVUDdmdGU0?= =?utf-8?B?QWxZejJQZUpvNmszVTd4UUpYU1l1MFlYaGhLenlqWE5NUENmSmdiMXM4cFFz?= =?utf-8?B?Mm9veTdEdG05Skk0Uk51OVlRWGFqK2k2eWJIWEs4ZnQ3ekErVCtxdkhXZlE2?= =?utf-8?B?TmJuM1FxNXJZeUcrN2sxWFRLaXpCVXoxWm5pL1NXUWhRYm9YYlVEcnA4UDF3?= =?utf-8?B?QkE9PQ==?= X-MS-Exchange-CrossTenant-Network-Message-Id: e7c774bd-d5d9-4b51-fd83-08de2bae7124 X-MS-Exchange-CrossTenant-AuthSource: DM4PR11MB5373.namprd11.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 24 Nov 2025 23:08:55.8012 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 46c98d88-e344-4ed4-8496-4ed7712e255d X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: ju2xCxzYfA/VbGEd3utjo9LzYb1FKdd00SWuuWhKZwt/hgV9GTkpr4mj2s2DvHMDwkOkUxJhUqb2O5kxjxun+ZrAkySXyX2KuNOPj9/wFzw= X-MS-Exchange-Transport-CrossTenantHeadersStamped: DM3PPF9EFFC957B X-OriginatorOrg: intel.com All of the necessary building blocks are now in place to support SR-IOV VF migration. Flip the enable/disable logic to match VF code and disable the feature only for platforms that don't meet the necessary prerequisites. Signed-off-by: Micha=C5=82 Winiarski Reviewed-by: Michal Wajdeczko --- drivers/gpu/drm/xe/xe_gt_sriov_pf_migration.c | 9 +++++ drivers/gpu/drm/xe/xe_sriov_pf_migration.c | 35 ++++++++++++++++--- drivers/gpu/drm/xe/xe_sriov_pf_migration.h | 1 + .../gpu/drm/xe/xe_sriov_pf_migration_types.h | 4 +-- 4 files changed, 42 insertions(+), 7 deletions(-) diff --git a/drivers/gpu/drm/xe/xe_gt_sriov_pf_migration.c b/drivers/gpu/dr= m/xe/xe_gt_sriov_pf_migration.c index d5d918ddce4fe..3174a8dee779e 100644 --- a/drivers/gpu/drm/xe/xe_gt_sriov_pf_migration.c +++ b/drivers/gpu/drm/xe/xe_gt_sriov_pf_migration.c @@ -17,6 +17,7 @@ #include "xe_gt_sriov_pf_helpers.h" #include "xe_gt_sriov_pf_migration.h" #include "xe_gt_sriov_printk.h" +#include "xe_guc.h" #include "xe_guc_buf.h" #include "xe_guc_ct.h" #include "xe_migrate.h" @@ -1023,6 +1024,12 @@ static void action_ring_cleanup(void *arg) ptr_ring_cleanup(r, destroy_pf_packet); } =20 +static void pf_gt_migration_check_support(struct xe_gt *gt) +{ + if (GUC_FIRMWARE_VER(>->uc.guc) < MAKE_GUC_VER(70, 54, 0)) + xe_sriov_pf_migration_disable(gt_to_xe(gt), "requires GuC version >=3D 7= 0.54.0"); +} + /** * xe_gt_sriov_pf_migration_init() - Initialize support for VF migration. * @gt: the &xe_gt @@ -1039,6 +1046,8 @@ int xe_gt_sriov_pf_migration_init(struct xe_gt *gt) =20 xe_gt_assert(gt, IS_SRIOV_PF(xe)); =20 + pf_gt_migration_check_support(gt); + if (!pf_migration_supported(gt)) return 0; =20 diff --git a/drivers/gpu/drm/xe/xe_sriov_pf_migration.c b/drivers/gpu/drm/x= e/xe_sriov_pf_migration.c index de06cc690fc81..6c4b16409cc9a 100644 --- a/drivers/gpu/drm/xe/xe_sriov_pf_migration.c +++ b/drivers/gpu/drm/xe/xe_sriov_pf_migration.c @@ -46,13 +46,37 @@ bool xe_sriov_pf_migration_supported(struct xe_device *= xe) { xe_assert(xe, IS_SRIOV_PF(xe)); =20 - return xe->sriov.pf.migration.supported; + return IS_ENABLED(CONFIG_DRM_XE_DEBUG) || !xe->sriov.pf.migration.disable= d; } =20 -static bool pf_check_migration_support(struct xe_device *xe) +/** + * xe_sriov_pf_migration_disable() - Turn off SR-IOV VF migration support = on PF. + * @xe: the &xe_device instance. + * @fmt: format string for the log message, to be combined with following = VAs. + */ +void xe_sriov_pf_migration_disable(struct xe_device *xe, const char *fmt, = ...) +{ + struct va_format vaf; + va_list va_args; + + xe_assert(xe, IS_SRIOV_PF(xe)); + + va_start(va_args, fmt); + vaf.fmt =3D fmt; + vaf.va =3D &va_args; + xe_sriov_notice(xe, "migration %s: %pV\n", + IS_ENABLED(CONFIG_DRM_XE_DEBUG) ? + "missing prerequisite" : "disabled", + &vaf); + va_end(va_args); + + xe->sriov.pf.migration.disabled =3D true; +} + +static void pf_migration_check_support(struct xe_device *xe) { - /* XXX: for now this is for feature enabling only */ - return IS_ENABLED(CONFIG_DRM_XE_DEBUG); + if (!xe_device_has_memirq(xe)) + xe_sriov_pf_migration_disable(xe, "requires memory-based IRQ support"); } =20 static void pf_migration_cleanup(void *arg) @@ -77,7 +101,8 @@ int xe_sriov_pf_migration_init(struct xe_device *xe) =20 xe_assert(xe, IS_SRIOV_PF(xe)); =20 - xe->sriov.pf.migration.supported =3D pf_check_migration_support(xe); + pf_migration_check_support(xe); + if (!xe_sriov_pf_migration_supported(xe)) return 0; =20 diff --git a/drivers/gpu/drm/xe/xe_sriov_pf_migration.h b/drivers/gpu/drm/x= e/xe_sriov_pf_migration.h index b806298a0bb62..f8f408df84813 100644 --- a/drivers/gpu/drm/xe/xe_sriov_pf_migration.h +++ b/drivers/gpu/drm/xe/xe_sriov_pf_migration.h @@ -14,6 +14,7 @@ struct xe_sriov_packet; =20 int xe_sriov_pf_migration_init(struct xe_device *xe); bool xe_sriov_pf_migration_supported(struct xe_device *xe); +void xe_sriov_pf_migration_disable(struct xe_device *xe, const char *fmt, = ...); int xe_sriov_pf_migration_restore_produce(struct xe_device *xe, unsigned i= nt vfid, struct xe_sriov_packet *data); struct xe_sriov_packet * diff --git a/drivers/gpu/drm/xe/xe_sriov_pf_migration_types.h b/drivers/gpu= /drm/xe/xe_sriov_pf_migration_types.h index 363d673ee1dd5..7d9a8a278d915 100644 --- a/drivers/gpu/drm/xe/xe_sriov_pf_migration_types.h +++ b/drivers/gpu/drm/xe/xe_sriov_pf_migration_types.h @@ -14,8 +14,8 @@ * struct xe_sriov_pf_migration - Xe device level VF migration data */ struct xe_sriov_pf_migration { - /** @supported: indicates whether VF migration feature is supported */ - bool supported; + /** @disabled: indicates whether VF migration feature is disabled */ + bool disabled; }; =20 /** --=20 2.51.2 From nobody Tue Dec 2 00:25:33 2025 Received: from mgamail.intel.com (mgamail.intel.com [198.175.65.19]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id D92FA31A04D; Mon, 24 Nov 2025 23:09:03 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=fail smtp.client-ip=198.175.65.19 ARC-Seal: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1764025745; cv=fail; b=PzfkPggnXCfyhIP9isBmnIJlYvf3iRReHfOtS2OYSJulwNcX7EmbkMEO4Pk0f/qDbY6Cs8GKeJP1KlBlM61dISV67k0hAVfppAFk59dNMvfO81TK8iXmgMntiDvXASZxn+0w3esq1tmk7kZzxRiLrfhpVNs5CKOibTdnkOpygOE= ARC-Message-Signature: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1764025745; c=relaxed/simple; bh=HPmvDgqW0o7KFrVII9c0bjs8iyy6yyEw7YoSvWPiKzY=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: Content-Type:MIME-Version; b=ehCiL000iwzXlTzIcJ51zCfZaGuExIxM52QchM8ghfrEoDVc0pSPw1fzLti9mnLUaT/fi+6ynQH62SRYH5YMedfAhKUBs2b8wZ5FD8em2YKtTY9QPacmgjDeAxu4UKCTzTgaSysazohRChBmIFZ6HpclhOd/vjgra3Xaq1EVYtk= ARC-Authentication-Results: i=2; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=intel.com; spf=pass smtp.mailfrom=intel.com; dkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com header.b=nKRIrcVK; arc=fail smtp.client-ip=198.175.65.19 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=intel.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=intel.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com header.b="nKRIrcVK" DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=intel.com; i=@intel.com; q=dns/txt; s=Intel; t=1764025744; x=1795561744; h=from:to:cc:subject:date:message-id:in-reply-to: references:content-transfer-encoding:mime-version; bh=HPmvDgqW0o7KFrVII9c0bjs8iyy6yyEw7YoSvWPiKzY=; b=nKRIrcVK6koWm0TmhHFEAmoFIuvY80WEuRMHMNWb3oMeLox6OfoQ5itc TJeYKiW620REzeXVTY23x6Ky6E7rPnPTIK2qSVLcNfYn/EGS1EbueJWJO 8pSN2YFnLVtB2Ii2cH/kEqBs4yjmrYRZGYkMDJiw1ePx+lQhJ0zadQAPU zEN7Kj6FzUizbx+TYSx5tNXXheK/Ela2PC3QLs++Aa3HBVdaOUqfL/0dX 87Lp1xHol2r3I/qhEwbJ/6dEgBKnqaDoQW9VhSZjyCcEn8/JcTwNcLL5O kZVnmcSh5OGPP72kpYuZScJJuVvKV38lGqw73mGN8HSj7h/6gHCc/QNMC g==; X-CSE-ConnectionGUID: pswYH++XRuS2RFfntdprFA== X-CSE-MsgGUID: DpD76an5RtiyTCcMMIhFLg== X-IronPort-AV: E=McAfee;i="6800,10657,11623"; a="65923810" X-IronPort-AV: E=Sophos;i="6.20,224,1758610800"; d="scan'208";a="65923810" Received: from orviesa001.jf.intel.com ([10.64.159.141]) by orvoesa111.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 24 Nov 2025 15:09:03 -0800 X-CSE-ConnectionGUID: Ck3a/8mdSUiXvDEIFjkdDg== X-CSE-MsgGUID: OYDIe4ihRBOoV8sfdtxOWw== X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="6.20,224,1758610800"; d="scan'208";a="229739006" Received: from fmsmsx901.amr.corp.intel.com ([10.18.126.90]) by orviesa001.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 24 Nov 2025 15:09:03 -0800 Received: from FMSMSX903.amr.corp.intel.com (10.18.126.92) by fmsmsx901.amr.corp.intel.com (10.18.126.90) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.29; Mon, 24 Nov 2025 15:09:02 -0800 Received: from fmsedg902.ED.cps.intel.com (10.1.192.144) by FMSMSX903.amr.corp.intel.com (10.18.126.92) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.29 via Frontend Transport; Mon, 24 Nov 2025 15:09:02 -0800 Received: from CY3PR05CU001.outbound.protection.outlook.com (40.93.201.0) by edgegateway.intel.com (192.55.55.82) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.27; Mon, 24 Nov 2025 15:09:02 -0800 ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=SAbS2lImVCACDV9OfKYB9hayF490FQK9cm9crCYW888Ml+4c7nndwmIKEWOX5eAgy0YAjgyjY9VIv1xsiNLPh+8IbhRoWv0807QABmkr1UUBVGht+W1VY3GtYx6EzHcHbgvZgQ3np/Iyj9naqhD0BY9C7s/Fdw8YUlWCuS7OmArBOkKYXNxpyMwHMEHoKBaD5Fycx7HomdZ5bBoMMhk7Xun3bLg26zm9jD8H4BTIaCEDzSlMAUx0aFsMXdxTQ57TeuKx3z/2hIIH/jY+rqkTcVMQnJh5DP1f3o3JNHMsAv1vYSwYSEDNyoTe1bcm/SXzhzrvkNQRHtIIYlXwzjMiPA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=o28swCYrS/Mv/oq3O76m4cw6AeCACTz0/I/A3kk3Abc=; b=CvjHAFxKqlidjYQlDEyyuHUBJb4bUISl1e+XLAnQfmnUYo2LpXJ/sKKd6tqv8vtRA+oU1OUt/h7HpVEGLXurHmWwSsWrEjVTLplBMnAyfNilu6vNxZglw+WYO9BppSD0RIfK0YjWzGpZBJg6RTVACgepokOR+dZ06FhWB7SIApu85IQBlgZb0NrhQQ7lSUW/TUd/fi4cVct+yiZ0osDsu+lb7tUdJQ7u3w/V7Znd7IsyZIlreUGhIYKA335gZtrnKpPuPsFEdd+vEHRDCoRoy4GQ0gN0itRWUfWZ5TJE3wDygqmFhVKNqamqyl1bGU/cVc3un5h5j7r/j54b2B9Jdg== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=intel.com; dmarc=pass action=none header.from=intel.com; dkim=pass header.d=intel.com; arc=none Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=intel.com; Received: from DM4PR11MB5373.namprd11.prod.outlook.com (2603:10b6:5:394::7) by DM3PPF9EFFC957B.namprd11.prod.outlook.com (2603:10b6:f:fc00::f40) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9343.17; Mon, 24 Nov 2025 23:09:00 +0000 Received: from DM4PR11MB5373.namprd11.prod.outlook.com ([fe80::927a:9c08:26f7:5b39]) by DM4PR11MB5373.namprd11.prod.outlook.com ([fe80::927a:9c08:26f7:5b39%5]) with mapi id 15.20.9343.016; Mon, 24 Nov 2025 23:09:00 +0000 From: =?UTF-8?q?Micha=C5=82=20Winiarski?= To: Alex Williamson , Lucas De Marchi , =?UTF-8?q?Thomas=20Hellstr=C3=B6m?= , Rodrigo Vivi , Jason Gunthorpe , Yishai Hadas , Kevin Tian , Shameer Kolothum , , , , Matthew Brost , "Michal Wajdeczko" CC: , Jani Nikula , Joonas Lahtinen , Tvrtko Ursulin , David Airlie , Simona Vetter , "Lukasz Laguna" , Christoph Hellwig , =?UTF-8?q?Micha=C5=82=20Winiarski?= Subject: [PATCH v6 2/4] drm/xe/pci: Introduce a helper to allow VF access to PF xe_device Date: Tue, 25 Nov 2025 00:08:39 +0100 Message-ID: <20251124230841.613894-3-michal.winiarski@intel.com> X-Mailer: git-send-email 2.51.2 In-Reply-To: <20251124230841.613894-1-michal.winiarski@intel.com> References: <20251124230841.613894-1-michal.winiarski@intel.com> Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable X-ClientProxiedBy: WA2P291CA0031.POLP291.PROD.OUTLOOK.COM (2603:10a6:1d0:1f::12) To DM4PR11MB5373.namprd11.prod.outlook.com (2603:10b6:5:394::7) Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: DM4PR11MB5373:EE_|DM3PPF9EFFC957B:EE_ X-MS-Office365-Filtering-Correlation-Id: 626ef816-adfa-4a05-6f7c-08de2bae73cc X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0;ARA:13230040|366016|1800799024|376014|7416014|921020; X-Microsoft-Antispam-Message-Info: =?utf-8?B?b1drekkvQWQ3UDA5UWNIZUhwM1VtRDFSZHpPS3NQUkIvYlgvZ1kvd1dmTFRy?= =?utf-8?B?YlN4T0lOU2piWG1CbHNVdExRUmM4WXQ0Q0Z3UWVTS3paQkdVbVZMNlVVcWZr?= =?utf-8?B?SXNDY1cyVVlvRkIwQ0l2dFc1Wkw5MVlObFJlVFBKeTdPNExHTjNVdStrWjNQ?= =?utf-8?B?SEQ1Rk5ZQ1hoTk9oMm9sUitDUkV3N0hlOEJkWFBMZWNQR3lIQzNPUC9lWDhL?= =?utf-8?B?Ykc2V1RDQXJ5UmcrenR4WUF2blg0NnVjalVYWWFtY280VWU0R01XOTFaclAx?= =?utf-8?B?a1NmQ3ZQSnJBMDYxYWFZK3BQcE8walFDeUJ0NUEvOFVmR1RZWGlBaU9JeGQ2?= =?utf-8?B?T0l5c0ZlMXdmYjdDUTkyTUM4YnB0NWFEdVZOakJWaElwR0lLaStXeEZqT3VO?= =?utf-8?B?L1Z2UUMxNjIzbUVCRDF5RjZjcm43UG1zcUZtUjdjWHNqQXBJZnB2QTZ5WGwz?= =?utf-8?B?VWVrWnFsTm5TNVBtZ3IyUVJreWNzblpQRmVidGNLdVlPbSt6Ym5vTEZVM2JL?= =?utf-8?B?VHRWcEpMZmNadnFoeDBnSGVHRzZLeWVUTDdjb3NRdnhwbXpLQlg4Mmd1RnFE?= =?utf-8?B?VlRZNmdqSlZ2MmJkQ3lwUEhKQmRhSkZ2Qm5VVnlRQmxGTTJqazdUSkVXNjJs?= =?utf-8?B?d2E4c01IWG1MQkY2RmJDbmVQS3NTM1l1QVhhYzlKTU5NSHh1bG5QMnlUaUJV?= =?utf-8?B?TW90WXRiU3VrTTZqN05tZ2s4Q3E3Y2syWVdkV3BIcmplQmt5WFFEeFhVbXN2?= =?utf-8?B?elZPVEdBdlYyc1lWNWN0RGVUTXZGd2htclJ2bEhSaG9vTDRMaDM0K1Zyb1No?= =?utf-8?B?a1VvWUNxa1IxYUNTUThBenJqRXg2WVN0NUl6SHZwd0hZSDluTVVGRGJORWlw?= =?utf-8?B?NjlEdDZhOXpob29aa0twS1ZNdW1nWUZpb2pZWU81RjRyaWtURGZqVTBsM25X?= =?utf-8?B?SS9aWXkvcXVQR3Nsc05iU3RlZWV5NUF2b0ZKZ0dlZU1NSmhxbXZNZk9MbnZP?= =?utf-8?B?a3RBby9iVWtTM041ZGcxaFRFa3ZaclNNNVIwUDFEQVhGM1lvTXpMN21PbTBP?= =?utf-8?B?UWwrTks1cEZHenRQUG9NY1VDWnE0MDNiZU9OVzd2SzZmeTRadER3QTgzd1Z5?= =?utf-8?B?VXYyZDV0VmYzSXB4R1RZR0Z2VXRwMnk3L0FCMWdIcGMzei9BZE11R2lhZWVC?= =?utf-8?B?Ung3dVdTN0hManhiSi82NlhKOW81NHZ0VXc5OW91TWdmMEdOTy9qaEhkKzdX?= =?utf-8?B?aEFTd1Y5Zm1WY3RtT2VZOUNSVnFIeHAyOWVybGd6V0VnWFdrUlJDejlDam4z?= =?utf-8?B?Nkk4bHNLVHN0S2ZZMEFYRS9nbWd3SGpoRWh1UFUyRlpETGNXNEVQYzNaMWtP?= =?utf-8?B?Y0ZuM1lmSG5jUzZnM3F5bmovaURYVjE1dk42OGQ3T2lyVjFQQ0dNVW9kZzI2?= =?utf-8?B?L2N1aFhzcUE2VFc0QVRrckt3eUgwYS9wN0hrTVQ3TUhXZEx0eEFDeVZvMTRF?= =?utf-8?B?NTU3NUJYYWxQbytUbENxQ3pLb1NUUVc3RWJUbTlFUml3Y25MM09vM0tTWVZi?= =?utf-8?B?Y3R1Yjd0MFpvMGNCSFhUKzFvUUtjbXRXU3c4NXp4b1dSM2wyc1JYNUU2ak9t?= =?utf-8?B?QmhHTk45em1tME0xWFNmNGxEMnpkYzAwQ1laVE1TanlUTTZNVSs2QldSQWxi?= =?utf-8?B?dGs4L2V5em5ETUNCbGFVZFlDK0dHa2RzVTVNWUNCQjRDdDQrTHBvN0x0bVJP?= =?utf-8?B?ck1kRGYyanRFcytUTzhVdlNJd2hId3dzdjVTZ0FCamw1L0sxVVBLK2dnejl3?= =?utf-8?B?bzlrZWw5dXVxL2t4ejlXSHNFeEtIazd5aERaSG02dHN1b2dNaWUvWWtLSUZR?= =?utf-8?B?b0pJWm5sWlFWbHdSVEEvcElYOGZMQ3JJZzF0TUI0VlJNS3E4dG9DMVBXTGtW?= =?utf-8?B?L0FqaUtkZGtxVXExcVF3VHVxRFpTY284d2Vud0xRMkMxdzEwcjdFWDcwb0tN?= =?utf-8?Q?iXgdgLBPB3X3y93+XPAFYW4V3rcKvs=3D?= X-Forefront-Antispam-Report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:DM4PR11MB5373.namprd11.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230040)(366016)(1800799024)(376014)(7416014)(921020);DIR:OUT;SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: =?utf-8?B?aUZwTWxsMk93SWFyZU5VcmxIRDlLL3lYcE0yV2MzdWcwM2tjZktreTJ1Q3ZK?= =?utf-8?B?TFNzUkU2T3NDVzF3V2dVY2V5UFFMbE1Yck1sRURSMDVWWTdxMWhtbjd2UE5h?= =?utf-8?B?dVRadDBpQzJQNXk1cEtkUTg4ZTlnR2J0V1d1elpVdjBFb1ZDWGJsQUR1Q1Ux?= =?utf-8?B?ZEVHbzFPeEF1ZjhxcGczUkpnTDZkRXFYdFlsTEdOYm5yRG5OTlp5YlR4RXk3?= =?utf-8?B?YzNLWGFzK1FkUzdDSUpTUHU0WVFBMGx2a20wVEUwdzk3a2pnTXZwbXN2azVl?= =?utf-8?B?emJYWGx0L3lKSXRPdFNOVGFkdElNTnR0MDR1bEZLd1IvdUZvSEpicy93Rmor?= =?utf-8?B?QzNLUmZqRjErUC92RXJkeU1sRFFYdHFLbWI4OFRNWGFZUmRuUFkwb294OGFK?= =?utf-8?B?WTVtazFFTHZjaTJWQW5TeWhxSHUzcERXUUJIZTZ6UHhhbnZOdE00anYrNm1L?= =?utf-8?B?aDFpcm5JYU1kUWJZZURVcWIvbkhjZ0ZjODl1d3NzN2FidUNyOFA0dWtlMk5Y?= =?utf-8?B?WG1PWm9WdW9IamRvMVgrd2JxekNnUFRJa3dKRXJySFUvWTBsOTBmOVpaODNU?= =?utf-8?B?bWhEeDJnVlViRHRVSXAzYjVDd05hV3E1M3ZoZFNhZ2lYbVBrWkRDaS90VWJ2?= =?utf-8?B?NEJZdG9TNDBYVTJjQWUwNDRRTStXbzlQeG5sejFSZzZIMEFDQTdzWWdXQ0V2?= =?utf-8?B?RlpleEhSZnU4WEhVWHowa2tIb2NKcmZ4NEgrdjZWZ25mZGxUZGNaOTRuSHNQ?= =?utf-8?B?Q0RsWkx0bFBnZVRSR0pOUmQ3OUNobGg5MFZEZ3JFQUxCU2hXZnFZNUlZTURM?= =?utf-8?B?OWdodmxCNFhwL3RXbHkrWGExWEJYRXdGM0tPS292MmFzUGpWZ2NzWGE2bUxD?= =?utf-8?B?OTZvVG5wRXVVWmdGS2NsMUwrMWN4Y0tMZUdWY3diaFRpRnE3Yml3dUxSK29q?= =?utf-8?B?ZnRyQnd5VmRHTFU3UHFjVnVTOXVJQUcvKzR6ekwvVk94QXZtbm4xTU9UbmZH?= =?utf-8?B?bE5oNEFJRlZLRUhqZldXMm5wYzhGWWhxaTA2eEF6R08wUFg3TXJ6Rk1QMlB4?= =?utf-8?B?eVFydDNJN0dSL0NmL3RhUU9Makc0Yi9GRUFHWkx4RVZqaFlyTWdrZnBZT0x5?= =?utf-8?B?cHlsdFZ5U3RTb0FGL3BucFpJaFFBL2cra0ZuN2dWejIrRmszaXpFOVN6WmFh?= =?utf-8?B?Um5rcFRPM3NYUDQvMlRNenFtQU4zN3RtSi9jclc1YTh2SzEvdkZqK1EvQjQ3?= =?utf-8?B?bTJoVnVVdDlhdWx5Vll2clg5K2lRREFZQTZ5N2FHdFVlNS9ScCtLQXNqUkdq?= =?utf-8?B?VzF6c0V4QnRDdUIwYTM1bVJTeFF5VTNRcU93cENCNTJEVnVSUlNON0FXRGc0?= =?utf-8?B?S1BISWVKNzlTaFlDc0R3ZkRERGJKZmd2VHFKQzBwSmhybk5RVXgyWE9FZzhN?= =?utf-8?B?aGRKQUJCOFZJa1VkS3ZCa20rbHVxZTBHTC9NRnR0N3Q3cXpETmJCRE9NOTRw?= =?utf-8?B?cUNFZ1dEK1kwa3ZSZDBJdDd0eVVRQzFRc0g2VlFxZTIzUXpTMENlMjU5ZXFP?= =?utf-8?B?alpjbDFZSld2S2tRMGF2U3o5aGZqL0h3TDFOUjhsZ2gxeHZHNGIvYk1mR2ln?= =?utf-8?B?MFF0Z2RZZjg4NGhkNFBaZWRYRmRHdXBENW1MZW1RUjdsVUFWM1FOOWRzdTM2?= =?utf-8?B?VEM1cnROaHJFd2ZMSXZuZVA3MjVqNDY1RSt3aURabjhoMmNPNFFxUUZVaGtD?= =?utf-8?B?dThFR21yVk0ySEJmYzNhNkp5TjJCMHI1QXJCNGdBV3pla0J5ZDRzNnNOaHls?= =?utf-8?B?NGNhY1VjMEhDb0Z3djJFN25neE5nT1dTdmFrUkQ2Q3M2LzJLaUc2U0ZOY3pO?= =?utf-8?B?RnBFR3ZmeW5nMVFYRmJ0ZzExMGk0akM2c29HK2Myb0pUVDFpRTBnSE1LRFoz?= =?utf-8?B?c0FBRWNKMFlKWFFEL3BuUzZsL1cxWlVBMkRLMHlVamJSWDBEbzN4WlVDVWlM?= =?utf-8?B?OGxuYVhydE1WclI5emdLZUk0UnZkdTY2Z1ppTkxUa054YmM2Wndibm5ZVlM5?= =?utf-8?B?dE5nY0NQc2tSUm5FSG04TjRic1NQYjJPdDdtcmJzN0doZ1hSVVlGTFNUVE8v?= =?utf-8?B?NEVRUXJEKzdYMEVidE9NVXZkQ3FoNTR6bW5CSjIraDBHREROYUtjV1dwMUhp?= =?utf-8?B?eWc9PQ==?= X-MS-Exchange-CrossTenant-Network-Message-Id: 626ef816-adfa-4a05-6f7c-08de2bae73cc X-MS-Exchange-CrossTenant-AuthSource: DM4PR11MB5373.namprd11.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 24 Nov 2025 23:09:00.4033 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 46c98d88-e344-4ed4-8496-4ed7712e255d X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: 4TyB6+9Gk4KGkhRAHrpYUM41kdk3ORcn3iGRVSZgMT7I3bWSpaXbYE/XVQQd8aZHKdrSsEwqkq3dj/RRJ4Xicin6TWin6nglDvFM4PgURoQ= X-MS-Exchange-Transport-CrossTenantHeadersStamped: DM3PPF9EFFC957B X-OriginatorOrg: intel.com In certain scenarios (such as VF migration), VF driver needs to interact with PF driver. Add a helper to allow VF driver access to PF xe_device. Signed-off-by: Micha=C5=82 Winiarski Reviewed-by: Michal Wajdeczko --- drivers/gpu/drm/xe/xe_pci.c | 17 +++++++++++++++++ drivers/gpu/drm/xe/xe_pci.h | 3 +++ 2 files changed, 20 insertions(+) diff --git a/drivers/gpu/drm/xe/xe_pci.c b/drivers/gpu/drm/xe/xe_pci.c index cd03b4b3ebdbd..b27f6364faa0f 100644 --- a/drivers/gpu/drm/xe/xe_pci.c +++ b/drivers/gpu/drm/xe/xe_pci.c @@ -1224,6 +1224,23 @@ static struct pci_driver xe_pci_driver =3D { #endif }; =20 +/** + * xe_pci_to_pf_device() - Get PF &xe_device. + * @pdev: the VF &pci_dev device + * + * Return: pointer to PF &xe_device, NULL otherwise. + */ +struct xe_device *xe_pci_to_pf_device(struct pci_dev *pdev) +{ + struct drm_device *drm; + + drm =3D pci_iov_get_pf_drvdata(pdev, &xe_pci_driver); + if (IS_ERR(drm)) + return NULL; + + return to_xe_device(drm); +} + int xe_register_pci_driver(void) { return pci_register_driver(&xe_pci_driver); diff --git a/drivers/gpu/drm/xe/xe_pci.h b/drivers/gpu/drm/xe/xe_pci.h index 611c1209b14cc..11bcc5fe2c5b9 100644 --- a/drivers/gpu/drm/xe/xe_pci.h +++ b/drivers/gpu/drm/xe/xe_pci.h @@ -6,7 +6,10 @@ #ifndef _XE_PCI_H_ #define _XE_PCI_H_ =20 +struct pci_dev; + int xe_register_pci_driver(void); void xe_unregister_pci_driver(void); +struct xe_device *xe_pci_to_pf_device(struct pci_dev *pdev); =20 #endif --=20 2.51.2 From nobody Tue Dec 2 00:25:33 2025 Received: from mgamail.intel.com (mgamail.intel.com [198.175.65.12]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id CDA5F2F7ACD; Mon, 24 Nov 2025 23:09:09 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=fail smtp.client-ip=198.175.65.12 ARC-Seal: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1764025751; cv=fail; b=izwEIN75cqT9h9xrkNxN/WQlHZLcY6FCiJnA59EUzjmsEMnhujpeBkiYxI1nbry/0Drm+wPM08d68iMgMtaWYrjuLjsghkBFS5WUlPClLcaVBgXHaHyrOLux44Q7IEvkZcGfYKXAwI+ex+0MQR8II9deYxieQjynrwJil7rDRFw= ARC-Message-Signature: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1764025751; c=relaxed/simple; bh=+VZC5XIb0AYj7oWtO2UjT7cOP/xmd+mCl1xi1lueVBg=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: Content-Type:MIME-Version; b=nbDQbYltnLb+bajMtQFKOZsCxjSx0F75zhmXLwiyUGBz9G78P34Q71v+gcsuCOIUfebLO3Xpt6Sx0H0/pdc6uO09Br/qYISR1W93Gfwd+CJqSnBeSdLTO5eyO7t27Nn4unA9jNj8+sPt9lGgMEO2bF3s/1Ho0jtbgQtEZb5Fj70= ARC-Authentication-Results: i=2; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=intel.com; spf=pass smtp.mailfrom=intel.com; dkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com header.b=mUj8ORwa; arc=fail smtp.client-ip=198.175.65.12 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=intel.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=intel.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com header.b="mUj8ORwa" DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=intel.com; i=@intel.com; q=dns/txt; s=Intel; t=1764025750; x=1795561750; h=from:to:cc:subject:date:message-id:in-reply-to: references:content-transfer-encoding:mime-version; bh=+VZC5XIb0AYj7oWtO2UjT7cOP/xmd+mCl1xi1lueVBg=; b=mUj8ORwa2yXzNY1AEPfRE2WAk9x3ynWsPB086hCJaloVO2TS5IAhFX/M xjWkRZmkYbhpl/KnI6zsi4EGvdQUGfMs+vD5W6yWoGi+4a3DtA3CLRBN3 0Ds7DOaXJ390iHa2RRMV2Fef0sPS2i147oaVkKIq/oy1R+CG20RhIfPZE aImYALSLdRFmHIpaeLfoD1QqLgpcdp5+yYT1gr3SCVYtQqPihN64vFqnT 3CebSSzWP0xafWbcHA2cf5lH6zABPpKJAwPPonqn9C2BoCBwove+zl7Tv owBIUhhAdfRofmucHqbvc7F9eCsGiDG+vQGygdekPbMHdbUk0HopIzeeP w==; X-CSE-ConnectionGUID: px+bQ8C8SYS2zluK0OGBaQ== X-CSE-MsgGUID: mjvTketeSLWDxzRN0VdvBQ== X-IronPort-AV: E=McAfee;i="6800,10657,11623"; a="77512313" X-IronPort-AV: E=Sophos;i="6.20,224,1758610800"; d="scan'208";a="77512313" Received: from orviesa008.jf.intel.com ([10.64.159.148]) by orvoesa104.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 24 Nov 2025 15:09:09 -0800 X-CSE-ConnectionGUID: dR5H4+6WQ+K1LfR0dIRBAg== X-CSE-MsgGUID: EQmCdBY4TBqciwfN/QXdVw== X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="6.20,224,1758610800"; d="scan'208";a="192550305" Received: from fmsmsx903.amr.corp.intel.com ([10.18.126.92]) by orviesa008.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 24 Nov 2025 15:09:08 -0800 Received: from FMSMSX903.amr.corp.intel.com (10.18.126.92) by fmsmsx903.amr.corp.intel.com (10.18.126.92) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.29; Mon, 24 Nov 2025 15:09:07 -0800 Received: from fmsedg902.ED.cps.intel.com (10.1.192.144) by FMSMSX903.amr.corp.intel.com (10.18.126.92) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.29 via Frontend Transport; Mon, 24 Nov 2025 15:09:07 -0800 Received: from CY3PR05CU001.outbound.protection.outlook.com (40.93.201.64) by edgegateway.intel.com (192.55.55.82) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.27; Mon, 24 Nov 2025 15:09:07 -0800 ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=utXJFiI0DJtonoRXzVnQcX9ynx1c4+UanNioZXKZPINFzYDmQHsiFgHCESFs/iWiiAAPCXFk5Tl4tT+of8TLBSGdWiDAcWZ6xIQNU9Feyyu2++qbViGwfNJp5sEQmLNOUdessF5n/xPTRk4aCPEwuVxnIeXLqpQSG/byy36PTF3X7R2saZ108DS5vST+Eu6LM0Hi5m6MIlyryixjcnamN7NdqgV5btlpHdSPjNXChHXlZi0G3iMIjqjc0Xq8CMSfbdj/yz5w6oDXgRychRqx9G+ZpDGJfTxs6Pi9ZeOC70FCxeUG5F65+iCTTn5ZUCWTdUqL1Ff41Ln0hvxIrXSVvQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=s48OR5zhXVYffGbWPTR/LYkbzdYwJuxeoe0K6c0ofrs=; b=X5n9GdGUVjELrl8HYfPlq/P2bxRW3HPPcDjYS2ZiBESw3ysWxiJhHVfy4TLd2GmS+bx5idO6qAVQ+8xm/11H4/17mag+9w10/MHBlogFFd+5oblGEtOyiN68U0da07bRkDlOvD2NPT7amKR/LyuY7IIygw96L4T9Ma6wSTO8ON291l1vgMl8bzTR2cPaullpgYwYZ2E4eVjSykE/5Tcr1TgeimWtsYPymYAq6LlTBhgveWRgMMVhLuM2r/9/a4hNt4KuJ4aoyaz3oYUCXUAeUih9t3TaD1aFPdOiBD1O3hL0mGKDu0ZdLaNOalwiGRi2BE6rSqJkMl2i7hAocnmgQQ== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=intel.com; dmarc=pass action=none header.from=intel.com; dkim=pass header.d=intel.com; arc=none Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=intel.com; Received: from DM4PR11MB5373.namprd11.prod.outlook.com (2603:10b6:5:394::7) by DM3PPF9EFFC957B.namprd11.prod.outlook.com (2603:10b6:f:fc00::f40) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9343.17; Mon, 24 Nov 2025 23:09:05 +0000 Received: from DM4PR11MB5373.namprd11.prod.outlook.com ([fe80::927a:9c08:26f7:5b39]) by DM4PR11MB5373.namprd11.prod.outlook.com ([fe80::927a:9c08:26f7:5b39%5]) with mapi id 15.20.9343.016; Mon, 24 Nov 2025 23:09:05 +0000 From: =?UTF-8?q?Micha=C5=82=20Winiarski?= To: Alex Williamson , Lucas De Marchi , =?UTF-8?q?Thomas=20Hellstr=C3=B6m?= , Rodrigo Vivi , Jason Gunthorpe , Yishai Hadas , Kevin Tian , Shameer Kolothum , , , , Matthew Brost , "Michal Wajdeczko" CC: , Jani Nikula , Joonas Lahtinen , Tvrtko Ursulin , David Airlie , Simona Vetter , "Lukasz Laguna" , Christoph Hellwig , =?UTF-8?q?Micha=C5=82=20Winiarski?= Subject: [PATCH v6 3/4] drm/xe/pf: Export helpers for VFIO Date: Tue, 25 Nov 2025 00:08:40 +0100 Message-ID: <20251124230841.613894-4-michal.winiarski@intel.com> X-Mailer: git-send-email 2.51.2 In-Reply-To: <20251124230841.613894-1-michal.winiarski@intel.com> References: <20251124230841.613894-1-michal.winiarski@intel.com> Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable X-ClientProxiedBy: VE1PR03CA0013.eurprd03.prod.outlook.com (2603:10a6:802:a0::25) To DM4PR11MB5373.namprd11.prod.outlook.com (2603:10b6:5:394::7) Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: DM4PR11MB5373:EE_|DM3PPF9EFFC957B:EE_ X-MS-Office365-Filtering-Correlation-Id: d77c8a11-6afb-498b-c7f1-08de2bae76f1 X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0;ARA:13230040|366016|1800799024|376014|7416014|921020; X-Microsoft-Antispam-Message-Info: =?utf-8?B?aExkZk5Cc2FQOXBKUHYwaXhja0FYRTZjQjduSDhYVkl6T05rU2dxSHdrM3kr?= =?utf-8?B?Smg0K3JTQ2hmVzRBZzd4dkVCTG5FMkdMcm5aNVVMbHhiNURvMlorQjZ6bWVl?= =?utf-8?B?RDRwWG9zdE5yUVJqMEwyeEFTS3lHTjQ0Q2pyOHdZQ05DcGRFTSsvYVE5OUNW?= =?utf-8?B?VlIwaVVSK09ac3FqOElTTVAxb0ZBa2w0ejBPWHRBNU1TNzVzckNIM1czUFd1?= =?utf-8?B?bWhXd1JGL3l0MHpyZVh0eWRNYkNGOTMwM015QThWMVVuWTBXbVNpTFRKNG03?= =?utf-8?B?Y2NTU0hIS2lvbFFBL2VsempvKzlVQVc1clhDZkdSdHpFQkd4Q1c0ajlsVTRH?= =?utf-8?B?UWlwQXFGeER0WW9hVkZ5d2MyU0hNQVdVa201YjBmSm90R2ZnSHRGdlVXTEg4?= =?utf-8?B?ZHZQcUgxR2QxT3p1SGQ2VUdBMUs3NUFJNjRVV1ZGSEtDWVQzQXI5djdHaUdH?= =?utf-8?B?RENoL1pqYlYrNkJLQU5GeVp0LzA0aEVoOXdnaXJtQmVIN2s5ZGljd0ZCaGwz?= =?utf-8?B?a3pxQ1Fza2hESHoyRnZZZTNSOERsQytISlBMWkVndWRwVWEyWW5PZDJKTE9H?= =?utf-8?B?ZmJ3dVNNZTNoK1ZIVFU2SkhMcURBRzV5VUFSQi9EMEpSSVlEZXp2SHBaNnRs?= =?utf-8?B?K0NPZTBva0taOU1VcXp1cHI1dk4rZEl1WjJ6UEF4R3Iwb05MaHIyWkhpSjlW?= =?utf-8?B?ZUZTdTh4SUorRVZzVTV1c0hDeCthczduNG5FeFpuRVlDTXlPam9ncGxiMFZ4?= =?utf-8?B?dmNkUk83WHRueXJMa0ZCZXNNaG9Cb0lMMW96Ymx6aFJNWWo5cGhvY2JQYXEx?= =?utf-8?B?SkFsYjBKdGR3K2FCaXdWMFdJRjhVRzJ4ZzR2V2twT29HZWpTd3NYV2NyNTVW?= =?utf-8?B?OUI1MUVaOTc5Q091TmU0N0NJWkRpQVo2QlFhdmlPN2RnVkx5aEt4eHdxY1Nt?= =?utf-8?B?bkpmUWpzMUdLcDVKY3R3TmVhNEJpMkNMemZJeTA0bmgyTjVKREExSlVOREVs?= =?utf-8?B?MkVSbTAvdjdETmFzYllnWnNUdHlCR2x5dGZLSzMvelk1d3htZXBVLytEK1Vy?= =?utf-8?B?NXdpbktvNm5qVENOOHA0MzU3d3djWlF4RUhtd2ZTTUx2OWFIaGpCQ0tpS1Rh?= =?utf-8?B?T2RzZGxSaHgvWll2YlF0Ri9NZi8yd1NHMTFNQ0ZjQXI1L1lRdVRJV0Ixc096?= =?utf-8?B?STRGNTc1QzcyOC9Jb1NyWUtkR24yMXlRay9NUTZEcWF3blJTYlAvTTYrM201?= =?utf-8?B?YXROSGpTSi9lMXErdmVBR0RaZ3B2TzBhb0N5SVZvQmk3dDhoclgzYndXemZL?= =?utf-8?B?OFJVMzZOS3gxS2FnVEdjMjJJLzIrTzZpWERMUXRKY3plQjJqajJCalo1TXAz?= =?utf-8?B?bGlKZ2d1SVdFWU5BQWt6dmIzb2Y4bDFlNXpwYTFPYStiekkwdlIrOXFqcDU3?= =?utf-8?B?eFFhTHpadHFIdlZ3NGRSdHV4ZFVldU15dkRuVFBhendQS3NDeithZlhvQnRu?= =?utf-8?B?TTIveUFRTXFGa1d5MmxzTWs1TEorRkR3Z2ZycUFhaXdySFl3ZHBpeUhUTStk?= =?utf-8?B?RGdCa2ZUcjBNVEVLRHZxelJ2V0p2K1RQZHhURUZhbSs4bXJSK3V0UzZuL2tD?= =?utf-8?B?anVoVG9xVWxZUnhWV0dlSmJxd0hnL2pFS25YNW5MZUxPUjZaSzRHbWY3b3cz?= =?utf-8?B?aG9jQVdsdEV3MUU5dWt3Zm05NHZCQktXZ2xpMWd6dXdxdW1pbktaejFQOE5o?= =?utf-8?B?OWlsVjBySlJWMDdZaU1oenl1SkJSWUZPSEl4eGJRU1hBSno2TXJ3YTIwMWd5?= =?utf-8?B?OEpPdGZWbmJMWEZQU3EzZzRGVkZBQkYzVnZ4MGtjbVBGS282RU1mdVdZd0lv?= =?utf-8?B?K1h2SGVuNkQyaGdGODFPd0pHRnpzRU02OHRDc0FNTitiV2drNEtkQ0ZNelZv?= =?utf-8?B?VDB4cWplRWNUeWZaaTZGRFJxVVRJMklCTE5lMVJwWmlXVTc4OWZ6aEhRdnFS?= =?utf-8?Q?8Q6QdaysNBytz6FmJEEXg/t9ge4S88=3D?= X-Forefront-Antispam-Report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:DM4PR11MB5373.namprd11.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230040)(366016)(1800799024)(376014)(7416014)(921020);DIR:OUT;SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: =?utf-8?B?WjFGWjZWVCtXWUhSekkzcU5wbjJIaEhYL3dxd093RmRiYlpqbmc5SE9Udk9L?= =?utf-8?B?ZVZwTEExQStaRDVMbjh2M3NGYWhzcVpNYyttWDFwN1NwNjBYTjZGbkJzb0d0?= =?utf-8?B?YTVDaGtZSnRTa0FhUVJTYStmVjF5NVJzYkRmTGNicGU2b3RaVzNFZ20yK1pS?= =?utf-8?B?V2FEejFxSFNMbERoTmY4QlUvazR4SzZ0RWlyMWRFaE1oWXdUUnRqbTJOOWFP?= =?utf-8?B?SWlheDdmUnIyUTBnQVhTRDhhcktPM0E3Rnh4SFZsUW5vU1ZIL05nY1RxRDJ0?= =?utf-8?B?MWg1cGZ0L2gzUytVSU81cWxDcXN3WXFjTEJPT0svL3ZxM29uY2E5dDNuc3Fx?= =?utf-8?B?eVZGL0JTdXlOaGQ2WnVLekxKOEw2L1VxSGE3S3BMeFk5ZENkYjZkaDl1L0s2?= =?utf-8?B?MGVyMHVOd2JrTXhSaFR5bHcwLzJTUEhzLzcvTlhjLzh5eU9HblBVN1BqbDcy?= =?utf-8?B?KzNLc0ErZVV1ZHl6QWJId3AyTHJIbmV6ZGl6YTlzOXdta0RQKzhyYjN0cEcz?= =?utf-8?B?K1F1YkJHYVFqUzNueTNOMTlwelR1SFY4WWJsSzNCcHJkMDBwK3ljakxPQ3Fk?= =?utf-8?B?U0JISFNURXBBTlRzTEU1Qi9XclBacFVyV2QxT1F6UVhYbFhvSEhSMThndU95?= =?utf-8?B?bVFnd0p3dVZXRUp5LzBkMldBMFplQTlsY2dERDBaaWxuOHN4TTZVRlRsTmlT?= =?utf-8?B?OHVqdmVDV25EcE1PaHhrVUVXMDlBejVXUHFrMDBoU2hoZEwybXBaNC9ZRDAz?= =?utf-8?B?OThsRkpBZGR3U3JPaGxranFnL2hydzdia01CT1liUVk0czNxZmNrREc3Wmoz?= =?utf-8?B?SEl2Y2VIQTl6WjIrWTNUZElLRzhvTmV6NEQvSnV1a1RoZFp4elNtQ0tVWkY0?= =?utf-8?B?REsyTmFvVGZVOWVZVzJER3hNekJmL0xucDN3Uk1mUVlmVkhzUkowVDJSaTIz?= =?utf-8?B?Zkx3U2JpQ3hmUk52NkxPZzdvOUMzRVJZNHZ5aHlzbk1iWnBZaGREZCt6L0xH?= =?utf-8?B?ZjFzaWY4b3Z3bm1HSTB0THl5ckxGUVNHQ1lxS3p0YmIrdXhiOXBaKzNKUkI1?= =?utf-8?B?bDdLUnlZOHFGb2l1T3gweENGYnQ1RUVITUgwS0I1bnB4SzFxenNoWGhKalli?= =?utf-8?B?S3prV3U0c1FrRC9qWWRXQjNTMy9ibGpqMzYyWUNPZjYrNzNqV1dnMHd6VFZ3?= =?utf-8?B?N0pVR2N6dDV3OHpvTjIvWFIrQ0h4cDdkak5MZ1FKZnQyelJtY1BsNU03MThZ?= =?utf-8?B?NERiUStYSjRCVTIyeUFzRERyclNBaWE5cm0rTFR1aVJLUlJ0WmpzcGpJeUNH?= =?utf-8?B?OWlQSWFmOWFPeXhoMkM4a2FzeUZhSk1od1ZHV2VGM04rTlhld3hUS3R6aTFP?= =?utf-8?B?NXl1K2tuZVloV1ppNWFNdzFMWWZoNTBwRnZnV3dGMCtUdTcxRStmK2JzQ2pX?= =?utf-8?B?N0FhZnlwYlpTbUNidkpqbnhNWDlSWDNrZ0xyM254NkxLdkNwT1ZwSDN3NWYw?= =?utf-8?B?UHRncy9CUmJKQ1J2QWs1ckw1WWpReS9LMk1NTHNLdkthbVhsWFJGSTVvVVFC?= =?utf-8?B?dWRtSVY4Ym1FUWpOdEFvTFgzcjBXY0ZQcFdlUUFZM2laUkVJc2R3MExSbWFF?= =?utf-8?B?KzYzN1d4V2ozeWl5RTN2NjJzQVNVY1lvQjNxZXl0Sk85NkxhUk5kMEhQQlVQ?= =?utf-8?B?UGt6aUtJSzVsUXhUbjBDT3NBeFB2R290MUlCNDRoSGdXT2E2cEFzaXltRVFu?= =?utf-8?B?L2VaSTJ4MWordTZpcDdHa2NleWZNa0V6NzVmNVhpaHlNUTkraE51bjZpOHZn?= =?utf-8?B?WkVsYk55ZGxocCtEMlU5STBxR3pGRWR6RHl1bWlNZ25kdVRBRzBidW82S1l4?= =?utf-8?B?WG1JaHZGYVl6WG5RUmxBcmd3REIvZzk5ajNsWWhCd3J3VEdFNERDMXZ1QWs3?= =?utf-8?B?ZzJORUVuaGlKRmxUbjVURUdKMGRwZnBEM0REeDNRTG1hMzdMSEFvOFh4aitj?= =?utf-8?B?dDdsMlRzQ2M2ZDEwS25YUVJicXdOZEtqd2lDTGc2TkZUM3VrQ3pkL0FlYWhz?= =?utf-8?B?YjZrR2RYMUZLcDFVV3JucUFPdmpQdkFtTFVuK1F2TDFzOXEwTXcvVDZMQ0Ja?= =?utf-8?B?N2dxcWRBY0UwWEh1Y08xNlB0dVpJNjBNd1Z5dkx4QnoxdDVCZ2h5S3FkK2dV?= =?utf-8?B?a0E9PQ==?= X-MS-Exchange-CrossTenant-Network-Message-Id: d77c8a11-6afb-498b-c7f1-08de2bae76f1 X-MS-Exchange-CrossTenant-AuthSource: DM4PR11MB5373.namprd11.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 24 Nov 2025 23:09:05.4489 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 46c98d88-e344-4ed4-8496-4ed7712e255d X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: irOm2mV37l/BWA/TVHiChXUGoQERxIIaUaHieC3OoFNQ0XxA38XN1OKtbf47WUknjcRHwqEleubjvVWIPYuo+uEhj6nsLVJX/V0cNxHkfto= X-MS-Exchange-Transport-CrossTenantHeadersStamped: DM3PPF9EFFC957B X-OriginatorOrg: intel.com Device specific VFIO driver variant for Xe will implement VF migration. Export everything that's needed for migration ops. Signed-off-by: Micha=C5=82 Winiarski Reviewed-by: Michal Wajdeczko --- drivers/gpu/drm/xe/Makefile | 2 + drivers/gpu/drm/xe/xe_sriov_vfio.c | 276 +++++++++++++++++++++++++++++ include/drm/intel/xe_sriov_vfio.h | 30 ++++ 3 files changed, 308 insertions(+) create mode 100644 drivers/gpu/drm/xe/xe_sriov_vfio.c create mode 100644 include/drm/intel/xe_sriov_vfio.h diff --git a/drivers/gpu/drm/xe/Makefile b/drivers/gpu/drm/xe/Makefile index b848da79a4e18..0938b00a4c7fe 100644 --- a/drivers/gpu/drm/xe/Makefile +++ b/drivers/gpu/drm/xe/Makefile @@ -184,6 +184,8 @@ xe-$(CONFIG_PCI_IOV) +=3D \ xe_sriov_pf_sysfs.o \ xe_tile_sriov_pf_debugfs.o =20 +xe-$(CONFIG_XE_VFIO_PCI) +=3D xe_sriov_vfio.o + # include helpers for tests even when XE is built-in ifdef CONFIG_DRM_XE_KUNIT_TEST xe-y +=3D tests/xe_kunit_helpers.o diff --git a/drivers/gpu/drm/xe/xe_sriov_vfio.c b/drivers/gpu/drm/xe/xe_sri= ov_vfio.c new file mode 100644 index 0000000000000..785f9a5027d10 --- /dev/null +++ b/drivers/gpu/drm/xe/xe_sriov_vfio.c @@ -0,0 +1,276 @@ +// SPDX-License-Identifier: MIT +/* + * Copyright =C2=A9 2025 Intel Corporation + */ + +#include +#include + +#include "xe_pci.h" +#include "xe_pm.h" +#include "xe_sriov_pf_control.h" +#include "xe_sriov_pf_helpers.h" +#include "xe_sriov_pf_migration.h" + +/** + * xe_sriov_vfio_get_pf() - Get PF &xe_device. + * @pdev: the VF &pci_dev device + * + * Return: pointer to PF &xe_device, NULL otherwise. + */ +struct xe_device *xe_sriov_vfio_get_pf(struct pci_dev *pdev) +{ + return xe_pci_to_pf_device(pdev); +} +EXPORT_SYMBOL_FOR_MODULES(xe_sriov_vfio_get_pf, "xe-vfio-pci"); + +/** + * xe_sriov_vfio_migration_supported() - Check if migration is supported. + * @xe: the PF &xe_device obtained by calling xe_sriov_vfio_get_pf() + * + * Return: true if migration is supported, false otherwise. + */ +bool xe_sriov_vfio_migration_supported(struct xe_device *xe) +{ + if (!IS_SRIOV_PF(xe)) + return -EPERM; + + return xe_sriov_pf_migration_supported(xe); +} +EXPORT_SYMBOL_FOR_MODULES(xe_sriov_vfio_migration_supported, "xe-vfio-pci"= ); + +/** + * xe_sriov_vfio_wait_flr_done() - Wait for VF FLR completion. + * @xe: the PF &xe_device obtained by calling xe_sriov_vfio_get_pf() + * @vfid: the VF identifier (can't be 0) + * + * This function will wait until VF FLR is processed by PF on all tiles (or + * until timeout occurs). + * + * Return: 0 on success or a negative error code on failure. + */ +int xe_sriov_vfio_wait_flr_done(struct xe_device *xe, unsigned int vfid) +{ + if (!IS_SRIOV_PF(xe)) + return -EPERM; + if (vfid =3D=3D PFID || vfid > xe_sriov_pf_num_vfs(xe)) + return -EINVAL; + + guard(xe_pm_runtime_noresume)(xe); + + return xe_sriov_pf_control_wait_flr(xe, vfid); +} +EXPORT_SYMBOL_FOR_MODULES(xe_sriov_vfio_wait_flr_done, "xe-vfio-pci"); + +/** + * xe_sriov_vfio_suspend_device() - Suspend VF. + * @xe: the PF &xe_device obtained by calling xe_sriov_vfio_get_pf() + * @vfid: the VF identifier (can't be 0) + * + * This function will pause VF on all tiles/GTs. + * + * Return: 0 on success or a negative error code on failure. + */ +int xe_sriov_vfio_suspend_device(struct xe_device *xe, unsigned int vfid) +{ + if (!IS_SRIOV_PF(xe)) + return -EPERM; + if (vfid =3D=3D PFID || vfid > xe_sriov_pf_num_vfs(xe)) + return -EINVAL; + + guard(xe_pm_runtime_noresume)(xe); + + return xe_sriov_pf_control_pause_vf(xe, vfid); +} +EXPORT_SYMBOL_FOR_MODULES(xe_sriov_vfio_suspend_device, "xe-vfio-pci"); + +/** + * xe_sriov_vfio_resume_device() - Resume VF. + * @xe: the PF &xe_device obtained by calling xe_sriov_vfio_get_pf() + * @vfid: the VF identifier (can't be 0) + * + * This function will resume VF on all tiles. + * + * Return: 0 on success or a negative error code on failure. + */ +int xe_sriov_vfio_resume_device(struct xe_device *xe, unsigned int vfid) +{ + if (!IS_SRIOV_PF(xe)) + return -EPERM; + if (vfid =3D=3D PFID || vfid > xe_sriov_pf_num_vfs(xe)) + return -EINVAL; + + guard(xe_pm_runtime_noresume)(xe); + + return xe_sriov_pf_control_resume_vf(xe, vfid); +} +EXPORT_SYMBOL_FOR_MODULES(xe_sriov_vfio_resume_device, "xe-vfio-pci"); + +/** + * xe_sriov_vfio_stop_copy_enter() - Initiate a VF device migration data s= ave. + * @xe: the PF &xe_device obtained by calling xe_sriov_vfio_get_pf() + * @vfid: the VF identifier (can't be 0) + * + * Return: 0 on success or a negative error code on failure. + */ +int xe_sriov_vfio_stop_copy_enter(struct xe_device *xe, unsigned int vfid) +{ + if (!IS_SRIOV_PF(xe)) + return -EPERM; + if (vfid =3D=3D PFID || vfid > xe_sriov_pf_num_vfs(xe)) + return -EINVAL; + + guard(xe_pm_runtime_noresume)(xe); + + return xe_sriov_pf_control_trigger_save_vf(xe, vfid); +} +EXPORT_SYMBOL_FOR_MODULES(xe_sriov_vfio_stop_copy_enter, "xe-vfio-pci"); + +/** + * xe_sriov_vfio_stop_copy_exit() - Finish a VF device migration data save. + * @xe: the PF &xe_device obtained by calling xe_sriov_vfio_get_pf() + * @vfid: the VF identifier (can't be 0) + * + * Return: 0 on success or a negative error code on failure. + */ +int xe_sriov_vfio_stop_copy_exit(struct xe_device *xe, unsigned int vfid) +{ + if (!IS_SRIOV_PF(xe)) + return -EPERM; + if (vfid =3D=3D PFID || vfid > xe_sriov_pf_num_vfs(xe)) + return -EINVAL; + + guard(xe_pm_runtime_noresume)(xe); + + return xe_sriov_pf_control_finish_save_vf(xe, vfid); +} +EXPORT_SYMBOL_FOR_MODULES(xe_sriov_vfio_stop_copy_exit, "xe-vfio-pci"); + +/** + * xe_sriov_vfio_resume_data_enter() - Initiate a VF device migration data= restore. + * @xe: the PF &xe_device obtained by calling xe_sriov_vfio_get_pf() + * @vfid: the VF identifier (can't be 0) + * + * Return: 0 on success or a negative error code on failure. + */ +int xe_sriov_vfio_resume_data_enter(struct xe_device *xe, unsigned int vfi= d) +{ + if (!IS_SRIOV_PF(xe)) + return -EPERM; + if (vfid =3D=3D PFID || vfid > xe_sriov_pf_num_vfs(xe)) + return -EINVAL; + + guard(xe_pm_runtime_noresume)(xe); + + return xe_sriov_pf_control_trigger_restore_vf(xe, vfid); +} +EXPORT_SYMBOL_FOR_MODULES(xe_sriov_vfio_resume_data_enter, "xe-vfio-pci"); + +/** + * xe_sriov_vfio_resume_data_exit() - Finish a VF device migration data re= store. + * @xe: the PF &xe_device obtained by calling xe_sriov_vfio_get_pf() + * @vfid: the VF identifier (can't be 0) + * + * Return: 0 on success or a negative error code on failure. + */ +int xe_sriov_vfio_resume_data_exit(struct xe_device *xe, unsigned int vfid) +{ + if (!IS_SRIOV_PF(xe)) + return -EPERM; + if (vfid =3D=3D PFID || vfid > xe_sriov_pf_num_vfs(xe)) + return -EINVAL; + + guard(xe_pm_runtime_noresume)(xe); + + return xe_sriov_pf_control_finish_restore_vf(xe, vfid); +} +EXPORT_SYMBOL_FOR_MODULES(xe_sriov_vfio_resume_data_exit, "xe-vfio-pci"); + +/** + * xe_sriov_vfio_error() - Move VF device to error state. + * @xe: the PF &xe_device obtained by calling xe_sriov_vfio_get_pf() + * @vfid: the VF identifier (can't be 0) + * + * Reset is needed to move it out of error state. + * + * Return: 0 on success or a negative error code on failure. + */ +int xe_sriov_vfio_error(struct xe_device *xe, unsigned int vfid) +{ + if (!IS_SRIOV_PF(xe)) + return -EPERM; + if (vfid =3D=3D PFID || vfid > xe_sriov_pf_num_vfs(xe)) + return -EINVAL; + + guard(xe_pm_runtime_noresume)(xe); + + return xe_sriov_pf_control_stop_vf(xe, vfid); +} +EXPORT_SYMBOL_FOR_MODULES(xe_sriov_vfio_error, "xe-vfio-pci"); + +/** + * xe_sriov_vfio_data_read() - Read migration data from the VF device. + * @xe: the PF &xe_device obtained by calling xe_sriov_vfio_get_pf() + * @vfid: the VF identifier (can't be 0) + * @buf: start address of userspace buffer + * @len: requested read size from userspace + * + * Return: number of bytes that has been successfully read, + * 0 if no more migration data is available, -errno on failure. + */ +ssize_t xe_sriov_vfio_data_read(struct xe_device *xe, unsigned int vfid, + char __user *buf, size_t len) +{ + if (!IS_SRIOV_PF(xe)) + return -EPERM; + if (vfid =3D=3D PFID || vfid > xe_sriov_pf_num_vfs(xe)) + return -EINVAL; + + guard(xe_pm_runtime_noresume)(xe); + + return xe_sriov_pf_migration_read(xe, vfid, buf, len); +} +EXPORT_SYMBOL_FOR_MODULES(xe_sriov_vfio_data_read, "xe-vfio-pci"); + +/** + * xe_sriov_vfio_data_write() - Write migration data to the VF device. + * @xe: the PF &xe_device obtained by calling xe_sriov_vfio_get_pf() + * @vfid: the VF identifier (can't be 0) + * @buf: start address of userspace buffer + * @len: requested write size from userspace + * + * Return: number of bytes that has been successfully written, -errno on f= ailure. + */ +ssize_t xe_sriov_vfio_data_write(struct xe_device *xe, unsigned int vfid, + const char __user *buf, size_t len) +{ + if (!IS_SRIOV_PF(xe)) + return -EPERM; + if (vfid =3D=3D PFID || vfid > xe_sriov_pf_num_vfs(xe)) + return -EINVAL; + + guard(xe_pm_runtime_noresume)(xe); + + return xe_sriov_pf_migration_write(xe, vfid, buf, len); +} +EXPORT_SYMBOL_FOR_MODULES(xe_sriov_vfio_data_write, "xe-vfio-pci"); + +/** + * xe_sriov_vfio_stop_copy_size() - Get a size estimate of VF device migra= tion data. + * @xe: the PF &xe_device obtained by calling xe_sriov_vfio_get_pf() + * @vfid: the VF identifier (can't be 0) + * + * Return: migration data size in bytes or a negative error code on failur= e. + */ +ssize_t xe_sriov_vfio_stop_copy_size(struct xe_device *xe, unsigned int vf= id) +{ + if (!IS_SRIOV_PF(xe)) + return -EPERM; + if (vfid =3D=3D PFID || vfid > xe_sriov_pf_num_vfs(xe)) + return -EINVAL; + + guard(xe_pm_runtime_noresume)(xe); + + return xe_sriov_pf_migration_size(xe, vfid); +} +EXPORT_SYMBOL_FOR_MODULES(xe_sriov_vfio_stop_copy_size, "xe-vfio-pci"); diff --git a/include/drm/intel/xe_sriov_vfio.h b/include/drm/intel/xe_sriov= _vfio.h new file mode 100644 index 0000000000000..bcd7085a81c55 --- /dev/null +++ b/include/drm/intel/xe_sriov_vfio.h @@ -0,0 +1,30 @@ +/* SPDX-License-Identifier: MIT */ +/* + * Copyright =C2=A9 2025 Intel Corporation + */ + +#ifndef _XE_SRIOV_VFIO_H_ +#define _XE_SRIOV_VFIO_H_ + +#include + +struct pci_dev; +struct xe_device; + +struct xe_device *xe_sriov_vfio_get_pf(struct pci_dev *pdev); +bool xe_sriov_vfio_migration_supported(struct xe_device *xe); +int xe_sriov_vfio_wait_flr_done(struct xe_device *xe, unsigned int vfid); +int xe_sriov_vfio_suspend_device(struct xe_device *xe, unsigned int vfid); +int xe_sriov_vfio_resume_device(struct xe_device *xe, unsigned int vfid); +int xe_sriov_vfio_stop_copy_enter(struct xe_device *xe, unsigned int vfid); +int xe_sriov_vfio_stop_copy_exit(struct xe_device *xe, unsigned int vfid); +int xe_sriov_vfio_resume_data_enter(struct xe_device *xe, unsigned int vfi= d); +int xe_sriov_vfio_resume_data_exit(struct xe_device *xe, unsigned int vfid= ); +int xe_sriov_vfio_error(struct xe_device *xe, unsigned int vfid); +ssize_t xe_sriov_vfio_data_read(struct xe_device *xe, unsigned int vfid, + char __user *buf, size_t len); +ssize_t xe_sriov_vfio_data_write(struct xe_device *xe, unsigned int vfid, + const char __user *buf, size_t len); +ssize_t xe_sriov_vfio_stop_copy_size(struct xe_device *xe, unsigned int vf= id); + +#endif --=20 2.51.2 From nobody Tue Dec 2 00:25:33 2025 Received: from mgamail.intel.com (mgamail.intel.com [198.175.65.19]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id BB8D62F6922; Mon, 24 Nov 2025 23:09:13 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=fail smtp.client-ip=198.175.65.19 ARC-Seal: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1764025755; cv=fail; b=bXBRZWW5DLG5iQi6W0XryA6QsZyqg2r2dK96wS8MHtXTx/pZV47UAznipK8UGKGAOvGiDY/fEbd277iYVInesKs/wMwN7/ur4YykgXQyAaxHL7fgJEa0QOTQszcsC8TqvF6rZFwBwg9jOYZyke2KAliiXJ9hU+cMDFEWIeOpvaE= ARC-Message-Signature: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1764025755; c=relaxed/simple; bh=rFMkxEJYtP9I04/fEW5184Wg7uqHYIl6Kadzci4xaqU=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: Content-Type:MIME-Version; b=ZFg4ZP/iF7Ka+4m65qXtxwebA4RNSzQ63ikHHV/KHhwnZhS7cNquXr7DT0zNgp7gHXZFLqn9yoZ+cLrnjanC9cyTOM0aWnmyrUjuSQbZWOGtiqabFzWwgB6+5O2g71y4whenVVBzMzvWgb+jgZRi6TuAQqkaMkhpIH97zYqhFAk= ARC-Authentication-Results: i=2; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=intel.com; spf=pass smtp.mailfrom=intel.com; dkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com header.b=gkJc5uDE; arc=fail smtp.client-ip=198.175.65.19 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=intel.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=intel.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com header.b="gkJc5uDE" DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=intel.com; i=@intel.com; q=dns/txt; s=Intel; t=1764025753; x=1795561753; h=from:to:cc:subject:date:message-id:in-reply-to: references:content-transfer-encoding:mime-version; bh=rFMkxEJYtP9I04/fEW5184Wg7uqHYIl6Kadzci4xaqU=; b=gkJc5uDEi2hPMdrcCEK2q+5zmVJDYYCTRYjavqPtULZHuAXwND1dJoC3 l5mx3MC1KDCZJ6cA+xp8z/x84gT83JIwjNYWAS3ME92vvI16b3lAJ4rfJ W0cYvzRppK/fRgZBQCPpEFJvpU2ZuOcbxt53ogvdTGUKy3w67yURwpNZa OXDwQpP/qqFw/0ALLU9M7rCUdTKPB/MQIAe/hqh3cmsxERs0TqOmR1+0k z3OBU12dGgBE70wnFT4SeJywIvPo3xHNxLwSijYQDlwzG+r4bRS7hnaKT 8giIiCM/z2Sho903WDLoZydqXWAN12RhHgU8KwcN6+gl6+rcNwdwRHb6J w==; X-CSE-ConnectionGUID: /coEak6YRE6pw3Kxn/otKw== X-CSE-MsgGUID: SRXMfmbGQNKRjWu/NvvzZg== X-IronPort-AV: E=McAfee;i="6800,10657,11623"; a="65923873" X-IronPort-AV: E=Sophos;i="6.20,224,1758610800"; d="scan'208";a="65923873" Received: from orviesa001.jf.intel.com ([10.64.159.141]) by orvoesa111.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 24 Nov 2025 15:09:13 -0800 X-CSE-ConnectionGUID: jC2OKdiEQNCEIXeMbJ3uiw== X-CSE-MsgGUID: BvcmSaiwQdePxw77Ya72KA== X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="6.20,224,1758610800"; d="scan'208";a="229739041" Received: from fmsmsx901.amr.corp.intel.com ([10.18.126.90]) by orviesa001.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 24 Nov 2025 15:09:13 -0800 Received: from FMSMSX902.amr.corp.intel.com (10.18.126.91) by fmsmsx901.amr.corp.intel.com (10.18.126.90) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.29; Mon, 24 Nov 2025 15:09:12 -0800 Received: from fmsedg902.ED.cps.intel.com (10.1.192.144) by FMSMSX902.amr.corp.intel.com (10.18.126.91) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.29 via Frontend Transport; Mon, 24 Nov 2025 15:09:12 -0800 Received: from CY3PR05CU001.outbound.protection.outlook.com (40.93.201.53) by edgegateway.intel.com (192.55.55.82) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.27; Mon, 24 Nov 2025 15:09:11 -0800 ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=oFTv3Bb27k2110UZuJxBuNEur6gc0faN4A71SW2jp+A8NHKQmrMU7TKQRZwPQUktAl0HbnqTFWcIkMWE5M9AQMEVvU/995h5WnpRtm6ViAi25XupqmXbYiiAS17jfVxc47V/Bz+8mxaiRnFF+nl1hg27X7jqTCcxH+VOzRRF0zBoQx6yOO8/BeswJ6PBMA+UBzunlKSg9jpFh+DsbXwmc9vwN6bzzMXDS4i8hUSlSoTARhnmCYbEJG0opM5XWR1XJ3u+Ttxhgl3VuiIxu6/Yr9xzORZuZXHJ+BqlNmhA/BjvOIfOVtoGqDc8gNi6QeC+YOG/pcBN3vmwEVWR0aRRhA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=hUpOUeqM9kCoKM1CfOCgA8+YQPtw3nVEBDtNZKNKZa8=; b=qGA2WRtejQJ5osdXyhzUzVPhazh+p7JJgV5UJ3Bk1twZB95So64/mJyX/BF8i/l/6Zsrm47iGmaTgg8PZtyB5lUcO1MT6vnWbjME/gcilsICS9sXJQR9pKKsirW5JXmFp0d9uMoDQmAzwQX/7HQpM+ELkL4yolOyjXdwaMXVG2SCdTqsa27g2A5cx8Lm+UYJiBDEi1aCWgsucYI4HhjKhVzn5Hu8A7wiV19C7cd4IT3zyU1m+t3qMkfCpV8KXhph2/iEZIxzyW7lw7KnSt+duFUZxIZssAVasUQ6X296newM6G5Z/5Iry2yOGfOGeOQ78ZtclOuYKWtqvQxCj5y1ig== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=intel.com; dmarc=pass action=none header.from=intel.com; dkim=pass header.d=intel.com; arc=none Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=intel.com; Received: from DM4PR11MB5373.namprd11.prod.outlook.com (2603:10b6:5:394::7) by DM3PPF9EFFC957B.namprd11.prod.outlook.com (2603:10b6:f:fc00::f40) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9343.17; Mon, 24 Nov 2025 23:09:10 +0000 Received: from DM4PR11MB5373.namprd11.prod.outlook.com ([fe80::927a:9c08:26f7:5b39]) by DM4PR11MB5373.namprd11.prod.outlook.com ([fe80::927a:9c08:26f7:5b39%5]) with mapi id 15.20.9343.016; Mon, 24 Nov 2025 23:09:10 +0000 From: =?UTF-8?q?Micha=C5=82=20Winiarski?= To: Alex Williamson , Lucas De Marchi , =?UTF-8?q?Thomas=20Hellstr=C3=B6m?= , Rodrigo Vivi , Jason Gunthorpe , Yishai Hadas , Kevin Tian , Shameer Kolothum , , , , Matthew Brost , "Michal Wajdeczko" CC: , Jani Nikula , Joonas Lahtinen , Tvrtko Ursulin , David Airlie , Simona Vetter , "Lukasz Laguna" , Christoph Hellwig , =?UTF-8?q?Micha=C5=82=20Winiarski?= Subject: [PATCH v6 4/4] vfio/xe: Add device specific vfio_pci driver variant for Intel graphics Date: Tue, 25 Nov 2025 00:08:41 +0100 Message-ID: <20251124230841.613894-5-michal.winiarski@intel.com> X-Mailer: git-send-email 2.51.2 In-Reply-To: <20251124230841.613894-1-michal.winiarski@intel.com> References: <20251124230841.613894-1-michal.winiarski@intel.com> Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable X-ClientProxiedBy: VI1PR04CA0128.eurprd04.prod.outlook.com (2603:10a6:803:f0::26) To DM4PR11MB5373.namprd11.prod.outlook.com (2603:10b6:5:394::7) Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: DM4PR11MB5373:EE_|DM3PPF9EFFC957B:EE_ X-MS-Office365-Filtering-Correlation-Id: 102687e0-ac9f-409e-7a69-08de2bae79ce X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0;ARA:13230040|366016|1800799024|376014|7416014|921020; X-Microsoft-Antispam-Message-Info: =?utf-8?B?QWpYVDBYMGU4a3pzc1BaRXh2NlNLOThDSnNXZkZHaW5NcnFaUVFDSVBjdUFE?= =?utf-8?B?R2tGOGFsUDZoZkZBdmJPY1lHeThTRkdUQk1aUHo1bzJsbmhqdkhXRmJaYXFq?= =?utf-8?B?TzdVMVN2MkgwL1gyTDVmUENBSjhmOFpDaldlWWFFVmZPeUFSdzYrTk05ZlE5?= =?utf-8?B?c1VDZXRkeDJFUXJma3BzL3JBTytkSXFNWGJMTmJKTWp0RGY3NmlHeFRRU3pR?= =?utf-8?B?dVVXZkNGbDhrWmpnOUVmbTdiOXg4clFMNTRkZmphSC9XNDBYUEZ0SGY4U0FO?= =?utf-8?B?Q2cvdjRuS21lZXNaQVlnV0o5RWZuWURmRm0yb0Jhc2NSNFJPbm52TGh3RkYx?= =?utf-8?B?b1VQbENMNTB6YWorTWVPSUU0K05CMndvTmdYYmpYSnV5cWUwaXpvSXRyU2tn?= =?utf-8?B?TGdIR1BXMTVIODR1UEN0RlhzM0RwYWczOUJwMURQWC9NRmV0ZnZHQktPRmk2?= =?utf-8?B?c2M0VHYwNTAzajJTNFZiU0t6b1ZnZGl6bmk4SzlxZW5VTitzeWpQYnNaMGhF?= =?utf-8?B?Mmk2RC8vSHY3RTJUWEFMcENLamNaRkdqek45N1VrdXhGVnV4THZXZkI4Z3ZE?= =?utf-8?B?Vmp4bktVSkVaTjlEeTcyQ1hHV1ViOGlHVk1pM1ZxWWlybmtVY2VIZmt6a3BG?= =?utf-8?B?Q2dHajMxY2ZTZkdpRVAycUFpV09STkdJSGtOMXRUa2dZN3ptZW9yR0lpazVS?= =?utf-8?B?MTVTME5BNm9paVZjd0FjdTZTQngrUGtYNzFoOFdWVm0xbkJ2VzZTcVpHMjFq?= =?utf-8?B?cFdUa2RqVGgrV2ZRRTZQNFM2T1RiaVJ6VjdrTW5hTmlIVW8wRFVSQ0ZibUtP?= =?utf-8?B?d3FPSllhUlN6Q1VJWUJNM2JtV2cxNHRxa3dpa1ErQTBUMzVjV3krdG4vZWZq?= =?utf-8?B?amp5QTJrWGFUR3dUbVdiSzZsQkNKZnBPWFMzMmFBWVMrNEQyQXBjbHdoeVlB?= =?utf-8?B?RmJXRDVJWGx0cS9iTU9iQ09aam1rc1pUSlN4QUlxSUwwcjBuaCtFRW5rdExx?= =?utf-8?B?ZzBCS29kUmxyeEE0ZjF5Y1FzZENNOThORWpVc0NJYnpuYmZXWS9id1lzbjhP?= =?utf-8?B?bVU2QWs1K0lkWm0zYWFQYTVoUHMwM1c4WXlUb1hmaXNra25yNTJ6dVdPZGk2?= =?utf-8?B?ZGxnWXRzOUdFTHdualA2NHdPSnhCQzNzazBuYmllbllDelBaS2NEWmY5aTV2?= =?utf-8?B?M21RbFh4WmtEOXV2S1Q4cUN6c3hzMTc3ZnpjUiswR0cwY3BoVlFERER4bDdW?= =?utf-8?B?MGNYaVptcmJHUnN5K0k4Y080cTFxc1RvOUN6T1NwVW9kZTQxNC9TNnR4RXhv?= =?utf-8?B?Z3JETkxJU3JYLzg2Uk94aTg3STZvOFRQK1VYTVJocGpFWURFeGg5cXhmWGY1?= =?utf-8?B?czFzZkYwSXlYSXFzbmk2cGFqa0pKN3hlZnh1MHRXOW1Sc0xVWTI0S3p1c0E2?= =?utf-8?B?VENLblY4R0ZiRjd2WGxoWk1MMExkTlJ5alo2NVRoeGZVVk00ZmZUNVZsZzJj?= =?utf-8?B?ZlJQUjJqM054V29WRnRiWkQzZHhwSjk2OFNPdXhmWWl3b0xMS3NTci9ySUZv?= =?utf-8?B?RzdSN09OVHExQXZNQnJrNy9RK0Q1bzhhNmtneTVLSjF3aXhNYkZsMFZ0QjJL?= =?utf-8?B?N04zMzdMbHk5TGZVR2lSbElianZxY0dINGxqVjhaRm8xdDdQZ0FEdU5lMnFX?= =?utf-8?B?cUlzVUxPNDNVeUIzSk0zSm5kdncySS9PVFozcm9vektkVVlSaHNHZ080R09w?= =?utf-8?B?SjJkSjNnRUZRVHg0emh5bDc2LzhRZEpnRDUycmdXQjVTUkpqMHhveVQ3L2I4?= =?utf-8?B?YzlHODJmcXVrM1VacHE4SzlDT3VBajV5NDk2OFVGYXM3cHR4VFBNTUI3aUZ4?= =?utf-8?B?U0gxVHJUMk1XdzlQZU1kWmRzaVdSRmI0b3NLUjdZWG9tMW1VZEhBRDg0SnpN?= =?utf-8?B?aUdpUW1tMmY1TEsxR1kxa3dYdTdKQ3ZSU21sUTJXMnZSRzg5ZDdMRVM2Rkpv?= =?utf-8?Q?ZMsLx/4kiiw0HnMkCj3VQJ3WhBSmEw=3D?= X-Forefront-Antispam-Report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:DM4PR11MB5373.namprd11.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230040)(366016)(1800799024)(376014)(7416014)(921020);DIR:OUT;SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: =?utf-8?B?TWpOWWVWSXc0R0E2amZqWUhXTEptbHcwM28yeTBYdXRxWDVtU1pzZm43NjZo?= =?utf-8?B?YjhPakZCcEp1ZWFDMFdyTG5CT1llaFF4bjRPMEtuNEtBc0Y4WlNKdTVmU25X?= =?utf-8?B?cDJXZ2RQdWdNY1VYWFRGK05YZ2tyakkxTjNYb2hkMmU1WWQvMDVvYXJZbU5y?= =?utf-8?B?V3FkU2ZmR09HV3pBakFxaXZCSGtCQTFXTjlzdEpGSFowbCs4ZkNpN2pBRHd6?= =?utf-8?B?QWYzRDl5UC9ZL3gwdk5JM3dvSUdZa3hHNFJYOEhiMUd1ajlEZDdET0R5MmVT?= =?utf-8?B?NjdYZnpFVlN3MVQ3Z0xneStVTjRWdktqQWhTYk5BR2piQ0dlYmdiSHpxTEZW?= =?utf-8?B?bHdjRVNIb1N6dDc2QzE2aTB0S243TWJVeHF1QUtCR1pjbmVOMmx1QUJhOUFW?= =?utf-8?B?Nkhzd2RYSUxzNnY1RDNZM3oxblQzeXBVY0RzV0t1ZlFjbkF3Z1VMR2ZPTC95?= =?utf-8?B?RWUrK3lLWnJXd1N1Z1krWEJvclRWRkNrYitmM3hoWWpFWksvbjhqbFZOcEwv?= =?utf-8?B?M0I4clY3OVd0RE5ZODl0ZXFLNjNLekRiQ1IwYkVQNVNuUUJaZUM5YU83VDRQ?= =?utf-8?B?L3hzM3VjSWo0OFBqaEdoMjE4SXd6OUNlbmw3ZHlxVmM5TlppeTlYU2IvYXVx?= =?utf-8?B?V1ZoOGpUd29XbWhFYWNLb2lTMHp0ZU5pWHZ6bnNRZGdWVlBtOFJtS1pTTE5S?= =?utf-8?B?bEp5MGJpZ1dTODkzOUJGYlhQYjNmR2piOVRGRExTKzhMSjAwSGJ3dlV0UStO?= =?utf-8?B?cjF6bENGQXpjUGJQLythMmFOeWFMMEN3ZTNoVjg3ejc3WWJUbVo0UjUrU09r?= =?utf-8?B?V29BeWNPT0FPOHo5aG4vWkI1QWEwU3B0a3o3bVNQUFcra2ZmTDB4d05yWloz?= =?utf-8?B?a28yUllUeGZIcUx5VjF0Y05EMFgyNmt3MkZybm41dy8yKzMvV2FYR3hIQzRl?= =?utf-8?B?N3MvRlBNZ3JEUHJLeE1WYm94RTRzeWVEYkkrR0JUbnBReVhTSUdMaUpPQUZD?= =?utf-8?B?NlMyTnJJNGpxL1lNTHppdFYvMndqVXRHWnVBTkFzMENHVFFvRGJXSDFnVTV3?= =?utf-8?B?REJmU2VBck9Vd01Xc2NCaUNzWXJEVHNzWDZSMlIyekQ1TUFVejdmR2Rta1Bm?= =?utf-8?B?SXFmWmdpWjlndXhFRFVqbW50clFQVklKRTA4K0doUTJvRGN6U1VKbXlDZjJN?= =?utf-8?B?SENLcUo5K0ZqZ3ZYYmJ1NGxtMlArYjJRUjRRbm1vczZJOFZxQkYybzhRMnUx?= =?utf-8?B?Q29aT3ROaGYwZzJrRWJSTHZYS3VkcWdOQkVWa0FGeWM2bTd2KzlYMytJZVEv?= =?utf-8?B?aitla0FiV3ZOREp0MGpMbzVqaUs2MXVtYlhpNmRDZHBXNE1lQk13bm1MSW5i?= =?utf-8?B?OFJhNTRqREZWNGNCNFJRN2h1ZEFXTldNTW1Tb281ZVJ1aEZWV2V3S2dmeW5C?= =?utf-8?B?aFpKOGRaNHA1Ylp3M2hvU2djQ1JMTXdlNExPZENzUmNPU2pTbzA2dXJKbGo2?= =?utf-8?B?c01WV2ZpRmxod3Z4N2hiZWZ5dmdUMzNIem9rRy9hK1g3L0ppaUgwUzgxdERZ?= =?utf-8?B?Tkt5d2t2TkplUnZja01YZEhjM2dIWEZtY0pwdVhIYUV5MVU0dnlFeGZhNlpE?= =?utf-8?B?WFMzUmpmZnRoUEg1NDV3RGNNekRCVUtvdjNqOTZSOE1UMytsVXdPUkNvWVdw?= =?utf-8?B?OE95WG1LT0phWDlWUDlWZTYwclBSMGpPeFJEL2dmUm5WNlp2L0NNdkRQeEF4?= =?utf-8?B?WlpSNjI3NnpGMklBSEdrbW44TEg3NnBJRjczeE13T2J4L3VoR0VIUFQ4Rlg3?= =?utf-8?B?Nml1R05YMm1OZFZ2Z2EzT250ZHI3SkVxb3l3YTF4VlNpWVBhMkd6N2Vhb054?= =?utf-8?B?ZTBqUnZlRnFWVXVSaTB2Z3dZYlNGSmRHYm45RzVnRS9xU3RBUkZHM0hScDBP?= =?utf-8?B?bHRkYmQyYUNvaVJYbmt2TDlSV1dRZS91WWFYbXBmbDkyeHdlMkJRano4ellJ?= =?utf-8?B?RkJrZXhkcXpxbEw5VTBLbGcxUmZpZUN3eSsvbHhqYmRoLytuSzltUy9OblFs?= =?utf-8?B?NGk5NHRhNWlmMVpDOGtoSHFVYU1RRnRiVHJNQmhabUw5UEYvdWhXQmhtOTdm?= =?utf-8?B?NzdqUStJUWNaRWxPakl5WjJQL25kR3pDNFZjRFMrb1RYbmxERTdVYkN3bFRO?= =?utf-8?B?S0E9PQ==?= X-MS-Exchange-CrossTenant-Network-Message-Id: 102687e0-ac9f-409e-7a69-08de2bae79ce X-MS-Exchange-CrossTenant-AuthSource: DM4PR11MB5373.namprd11.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 24 Nov 2025 23:09:10.3775 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 46c98d88-e344-4ed4-8496-4ed7712e255d X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: tF9QqLFQttjbFfHsEPSUaUc8pqrq+Jd12YdCcjdlpMgWzsAMDyFmeQwUMrXIxK+E8AexbnbYDMKdxX+Qa6hIz1/IIvETZM9wyDRo4bZQ9eQ= X-MS-Exchange-Transport-CrossTenantHeadersStamped: DM3PPF9EFFC957B X-OriginatorOrg: intel.com In addition to generic VFIO PCI functionality, the driver implements VFIO migration uAPI, allowing userspace to enable migration for Intel Graphics SR-IOV Virtual Functions. The driver binds to VF device and uses API exposed by Xe driver to transfer the VF migration data under the control of PF device. Signed-off-by: Micha=C5=82 Winiarski Acked-by: Rodrigo Vivi Reviewed-by: Kevin Tian --- MAINTAINERS | 7 + drivers/vfio/pci/Kconfig | 2 + drivers/vfio/pci/Makefile | 2 + drivers/vfio/pci/xe/Kconfig | 12 + drivers/vfio/pci/xe/Makefile | 3 + drivers/vfio/pci/xe/main.c | 568 +++++++++++++++++++++++++++++++++++ 6 files changed, 594 insertions(+) create mode 100644 drivers/vfio/pci/xe/Kconfig create mode 100644 drivers/vfio/pci/xe/Makefile create mode 100644 drivers/vfio/pci/xe/main.c diff --git a/MAINTAINERS b/MAINTAINERS index acc951f122eaf..adb5aa9cd29e9 100644 --- a/MAINTAINERS +++ b/MAINTAINERS @@ -27025,6 +27025,13 @@ L: virtualization@lists.linux.dev S: Maintained F: drivers/vfio/pci/virtio =20 +VFIO XE PCI DRIVER +M: Micha=C5=82 Winiarski +L: kvm@vger.kernel.org +L: intel-xe@lists.freedesktop.org +S: Supported +F: drivers/vfio/pci/xe + VGA_SWITCHEROO R: Lukas Wunner S: Maintained diff --git a/drivers/vfio/pci/Kconfig b/drivers/vfio/pci/Kconfig index 2b0172f546652..c100f0ab87f2d 100644 --- a/drivers/vfio/pci/Kconfig +++ b/drivers/vfio/pci/Kconfig @@ -67,4 +67,6 @@ source "drivers/vfio/pci/nvgrace-gpu/Kconfig" =20 source "drivers/vfio/pci/qat/Kconfig" =20 +source "drivers/vfio/pci/xe/Kconfig" + endmenu diff --git a/drivers/vfio/pci/Makefile b/drivers/vfio/pci/Makefile index cf00c0a7e55c8..f5d46aa9347b9 100644 --- a/drivers/vfio/pci/Makefile +++ b/drivers/vfio/pci/Makefile @@ -19,3 +19,5 @@ obj-$(CONFIG_VIRTIO_VFIO_PCI) +=3D virtio/ obj-$(CONFIG_NVGRACE_GPU_VFIO_PCI) +=3D nvgrace-gpu/ =20 obj-$(CONFIG_QAT_VFIO_PCI) +=3D qat/ + +obj-$(CONFIG_XE_VFIO_PCI) +=3D xe/ diff --git a/drivers/vfio/pci/xe/Kconfig b/drivers/vfio/pci/xe/Kconfig new file mode 100644 index 0000000000000..4253f2a86ca1f --- /dev/null +++ b/drivers/vfio/pci/xe/Kconfig @@ -0,0 +1,12 @@ +# SPDX-License-Identifier: GPL-2.0-only +config XE_VFIO_PCI + tristate "VFIO support for Intel Graphics" + depends on DRM_XE + select VFIO_PCI_CORE + help + This option enables device specific VFIO driver variant for Intel Graph= ics. + In addition to generic VFIO PCI functionality, it implements VFIO + migration uAPI allowing userspace to enable migration for + Intel Graphics SR-IOV Virtual Functions supported by the Xe driver. + + If you don't know what to do here, say N. diff --git a/drivers/vfio/pci/xe/Makefile b/drivers/vfio/pci/xe/Makefile new file mode 100644 index 0000000000000..13aa0fd192cd4 --- /dev/null +++ b/drivers/vfio/pci/xe/Makefile @@ -0,0 +1,3 @@ +# SPDX-License-Identifier: GPL-2.0-only +obj-$(CONFIG_XE_VFIO_PCI) +=3D xe-vfio-pci.o +xe-vfio-pci-y :=3D main.o diff --git a/drivers/vfio/pci/xe/main.c b/drivers/vfio/pci/xe/main.c new file mode 100644 index 0000000000000..ce0ed82ee4d31 --- /dev/null +++ b/drivers/vfio/pci/xe/main.c @@ -0,0 +1,568 @@ +// SPDX-License-Identifier: GPL-2.0-only +/* + * Copyright =C2=A9 2025 Intel Corporation + */ + +#include +#include +#include +#include +#include +#include +#include +#include +#include + +#include +#include + +struct xe_vfio_pci_migration_file { + struct file *filp; + /* serializes accesses to migration data */ + struct mutex lock; + bool disabled; + struct xe_vfio_pci_core_device *xe_vdev; +}; + +struct xe_vfio_pci_core_device { + struct vfio_pci_core_device core_device; + struct xe_device *xe; + /* PF internal control uses vfid index starting from 1 */ + unsigned int vfid; + u8 migrate_cap:1; + u8 deferred_reset:1; + /* protects migration state */ + struct mutex state_mutex; + enum vfio_device_mig_state mig_state; + /* protects the reset_done flow */ + spinlock_t reset_lock; + struct xe_vfio_pci_migration_file *migf; +}; + +#define xe_vdev_to_dev(xe_vdev) (&(xe_vdev)->core_device.pdev->dev) + +static void xe_vfio_pci_disable_file(struct xe_vfio_pci_migration_file *mi= gf) +{ + mutex_lock(&migf->lock); + migf->disabled =3D true; + mutex_unlock(&migf->lock); +} + +static void xe_vfio_pci_put_file(struct xe_vfio_pci_core_device *xe_vdev) +{ + xe_vfio_pci_disable_file(xe_vdev->migf); + fput(xe_vdev->migf->filp); + xe_vdev->migf =3D NULL; +} + +static void xe_vfio_pci_reset(struct xe_vfio_pci_core_device *xe_vdev) +{ + if (xe_vdev->migf) + xe_vfio_pci_put_file(xe_vdev); + + xe_vdev->mig_state =3D VFIO_DEVICE_STATE_RUNNING; +} + +static void xe_vfio_pci_state_mutex_lock(struct xe_vfio_pci_core_device *x= e_vdev) +{ + mutex_lock(&xe_vdev->state_mutex); +} + +/* + * This function is called in all state_mutex unlock cases to + * handle a 'deferred_reset' if exists. + */ +static void xe_vfio_pci_state_mutex_unlock(struct xe_vfio_pci_core_device = *xe_vdev) +{ +again: + spin_lock(&xe_vdev->reset_lock); + if (xe_vdev->deferred_reset) { + xe_vdev->deferred_reset =3D false; + spin_unlock(&xe_vdev->reset_lock); + xe_vfio_pci_reset(xe_vdev); + goto again; + } + mutex_unlock(&xe_vdev->state_mutex); + spin_unlock(&xe_vdev->reset_lock); +} + +static void xe_vfio_pci_reset_done(struct pci_dev *pdev) +{ + struct xe_vfio_pci_core_device *xe_vdev =3D pci_get_drvdata(pdev); + int ret; + + if (!xe_vdev->vfid) + return; + + /* + * VF FLR requires additional processing done by PF driver. + * The processing is done after FLR is already finished from PCIe + * perspective. + * In order to avoid a scenario where VF is used while PF processing + * is still in progress, additional synchronization point is needed. + */ + ret =3D xe_sriov_vfio_wait_flr_done(xe_vdev->xe, xe_vdev->vfid); + if (ret) + dev_err(&pdev->dev, "Failed to wait for FLR: %d\n", ret); + + if (!xe_vdev->migrate_cap) + return; + + /* + * As the higher VFIO layers are holding locks across reset and using + * those same locks with the mm_lock we need to prevent ABBA deadlock + * with the state_mutex and mm_lock. + * In case the state_mutex was taken already we defer the cleanup work + * to the unlock flow of the other running context. + */ + spin_lock(&xe_vdev->reset_lock); + xe_vdev->deferred_reset =3D true; + if (!mutex_trylock(&xe_vdev->state_mutex)) { + spin_unlock(&xe_vdev->reset_lock); + return; + } + spin_unlock(&xe_vdev->reset_lock); + xe_vfio_pci_state_mutex_unlock(xe_vdev); + + xe_vfio_pci_reset(xe_vdev); +} + +static const struct pci_error_handlers xe_vfio_pci_err_handlers =3D { + .reset_done =3D xe_vfio_pci_reset_done, + .error_detected =3D vfio_pci_core_aer_err_detected, +}; + +static int xe_vfio_pci_open_device(struct vfio_device *core_vdev) +{ + struct xe_vfio_pci_core_device *xe_vdev =3D + container_of(core_vdev, struct xe_vfio_pci_core_device, core_device.vdev= ); + struct vfio_pci_core_device *vdev =3D &xe_vdev->core_device; + int ret; + + ret =3D vfio_pci_core_enable(vdev); + if (ret) + return ret; + + vfio_pci_core_finish_enable(vdev); + + return 0; +} + +static int xe_vfio_pci_release_file(struct inode *inode, struct file *filp) +{ + struct xe_vfio_pci_migration_file *migf =3D filp->private_data; + + xe_vfio_pci_disable_file(migf); + mutex_destroy(&migf->lock); + kfree(migf); + + return 0; +} + +static ssize_t xe_vfio_pci_save_read(struct file *filp, char __user *buf, = size_t len, loff_t *pos) +{ + struct xe_vfio_pci_migration_file *migf =3D filp->private_data; + ssize_t ret; + + if (pos) + return -ESPIPE; + + mutex_lock(&migf->lock); + if (migf->disabled) { + mutex_unlock(&migf->lock); + return -ENODEV; + } + + ret =3D xe_sriov_vfio_data_read(migf->xe_vdev->xe, migf->xe_vdev->vfid, b= uf, len); + mutex_unlock(&migf->lock); + + return ret; +} + +static const struct file_operations xe_vfio_pci_save_fops =3D { + .owner =3D THIS_MODULE, + .read =3D xe_vfio_pci_save_read, + .release =3D xe_vfio_pci_release_file, + .llseek =3D noop_llseek, +}; + +static ssize_t xe_vfio_pci_resume_write(struct file *filp, const char __us= er *buf, + size_t len, loff_t *pos) +{ + struct xe_vfio_pci_migration_file *migf =3D filp->private_data; + ssize_t ret; + + if (pos) + return -ESPIPE; + + mutex_lock(&migf->lock); + if (migf->disabled) { + mutex_unlock(&migf->lock); + return -ENODEV; + } + + ret =3D xe_sriov_vfio_data_write(migf->xe_vdev->xe, migf->xe_vdev->vfid, = buf, len); + mutex_unlock(&migf->lock); + + return ret; +} + +static const struct file_operations xe_vfio_pci_resume_fops =3D { + .owner =3D THIS_MODULE, + .write =3D xe_vfio_pci_resume_write, + .release =3D xe_vfio_pci_release_file, + .llseek =3D noop_llseek, +}; + +static const char *vfio_dev_state_str(u32 state) +{ + switch (state) { + case VFIO_DEVICE_STATE_RUNNING: return "running"; + case VFIO_DEVICE_STATE_RUNNING_P2P: return "running_p2p"; + case VFIO_DEVICE_STATE_STOP_COPY: return "stopcopy"; + case VFIO_DEVICE_STATE_STOP: return "stop"; + case VFIO_DEVICE_STATE_RESUMING: return "resuming"; + case VFIO_DEVICE_STATE_ERROR: return "error"; + default: return ""; + } +} + +enum xe_vfio_pci_file_type { + XE_VFIO_FILE_SAVE =3D 0, + XE_VFIO_FILE_RESUME, +}; + +static struct xe_vfio_pci_migration_file * +xe_vfio_pci_alloc_file(struct xe_vfio_pci_core_device *xe_vdev, + enum xe_vfio_pci_file_type type) +{ + struct xe_vfio_pci_migration_file *migf; + const struct file_operations *fops; + int flags; + + migf =3D kzalloc(sizeof(*migf), GFP_KERNEL); + if (!migf) + return ERR_PTR(-ENOMEM); + + fops =3D type =3D=3D XE_VFIO_FILE_SAVE ? &xe_vfio_pci_save_fops : &xe_vfi= o_pci_resume_fops; + flags =3D type =3D=3D XE_VFIO_FILE_SAVE ? O_RDONLY : O_WRONLY; + migf->filp =3D anon_inode_getfile("xe_vfio_mig", fops, migf, flags); + if (IS_ERR(migf->filp)) { + kfree(migf); + return ERR_CAST(migf->filp); + } + + mutex_init(&migf->lock); + migf->xe_vdev =3D xe_vdev; + xe_vdev->migf =3D migf; + + stream_open(migf->filp->f_inode, migf->filp); + + return migf; +} + +static struct file * +xe_vfio_set_state(struct xe_vfio_pci_core_device *xe_vdev, u32 new) +{ + u32 cur =3D xe_vdev->mig_state; + int ret; + + dev_dbg(xe_vdev_to_dev(xe_vdev), + "state: %s->%s\n", vfio_dev_state_str(cur), vfio_dev_state_str(new)); + + /* + * "STOP" handling is reused for "RUNNING_P2P", as the device doesn't + * have the capability to selectively block outgoing p2p DMA transfers. + * While the device is allowing BAR accesses when the VF is stopped, it + * is not processing any new workload requests, effectively stopping + * any outgoing DMA transfers (not just p2p). + * Any VRAM / MMIO accesses occurring during "RUNNING_P2P" are kept and + * will be migrated to target VF during stop-copy. + */ + if (cur =3D=3D VFIO_DEVICE_STATE_RUNNING && new =3D=3D VFIO_DEVICE_STATE_= RUNNING_P2P) { + ret =3D xe_sriov_vfio_suspend_device(xe_vdev->xe, xe_vdev->vfid); + if (ret) + goto err; + + return NULL; + } + + if ((cur =3D=3D VFIO_DEVICE_STATE_RUNNING_P2P && new =3D=3D VFIO_DEVICE_S= TATE_STOP) || + (cur =3D=3D VFIO_DEVICE_STATE_STOP && new =3D=3D VFIO_DEVICE_STATE_RU= NNING_P2P)) + return NULL; + + if (cur =3D=3D VFIO_DEVICE_STATE_RUNNING_P2P && new =3D=3D VFIO_DEVICE_ST= ATE_RUNNING) { + ret =3D xe_sriov_vfio_resume_device(xe_vdev->xe, xe_vdev->vfid); + if (ret) + goto err; + + return NULL; + } + + if (cur =3D=3D VFIO_DEVICE_STATE_STOP && new =3D=3D VFIO_DEVICE_STATE_STO= P_COPY) { + struct xe_vfio_pci_migration_file *migf; + + migf =3D xe_vfio_pci_alloc_file(xe_vdev, XE_VFIO_FILE_SAVE); + if (IS_ERR(migf)) { + ret =3D PTR_ERR(migf); + goto err; + } + get_file(migf->filp); + + ret =3D xe_sriov_vfio_stop_copy_enter(xe_vdev->xe, xe_vdev->vfid); + if (ret) { + fput(migf->filp); + goto err; + } + + return migf->filp; + } + + if (cur =3D=3D VFIO_DEVICE_STATE_STOP_COPY && new =3D=3D VFIO_DEVICE_STAT= E_STOP) { + if (xe_vdev->migf) + xe_vfio_pci_put_file(xe_vdev); + + ret =3D xe_sriov_vfio_stop_copy_exit(xe_vdev->xe, xe_vdev->vfid); + if (ret) + goto err; + + return NULL; + } + + if (cur =3D=3D VFIO_DEVICE_STATE_STOP && new =3D=3D VFIO_DEVICE_STATE_RES= UMING) { + struct xe_vfio_pci_migration_file *migf; + + migf =3D xe_vfio_pci_alloc_file(xe_vdev, XE_VFIO_FILE_RESUME); + if (IS_ERR(migf)) { + ret =3D PTR_ERR(migf); + goto err; + } + get_file(migf->filp); + + ret =3D xe_sriov_vfio_resume_data_enter(xe_vdev->xe, xe_vdev->vfid); + if (ret) { + fput(migf->filp); + goto err; + } + + return migf->filp; + } + + if (cur =3D=3D VFIO_DEVICE_STATE_RESUMING && new =3D=3D VFIO_DEVICE_STATE= _STOP) { + if (xe_vdev->migf) + xe_vfio_pci_put_file(xe_vdev); + + ret =3D xe_sriov_vfio_resume_data_exit(xe_vdev->xe, xe_vdev->vfid); + if (ret) + goto err; + + return NULL; + } + + WARN(true, "Unknown state transition %d->%d", cur, new); + return ERR_PTR(-EINVAL); + +err: + dev_dbg(xe_vdev_to_dev(xe_vdev), + "Failed to transition state: %s->%s err=3D%d\n", + vfio_dev_state_str(cur), vfio_dev_state_str(new), ret); + return ERR_PTR(ret); +} + +static struct file * +xe_vfio_pci_set_device_state(struct vfio_device *core_vdev, + enum vfio_device_mig_state new_state) +{ + struct xe_vfio_pci_core_device *xe_vdev =3D + container_of(core_vdev, struct xe_vfio_pci_core_device, core_device.vdev= ); + enum vfio_device_mig_state next_state; + struct file *f =3D NULL; + int ret; + + xe_vfio_pci_state_mutex_lock(xe_vdev); + while (new_state !=3D xe_vdev->mig_state) { + ret =3D vfio_mig_get_next_state(core_vdev, xe_vdev->mig_state, + new_state, &next_state); + if (ret) { + xe_sriov_vfio_error(xe_vdev->xe, xe_vdev->vfid); + f =3D ERR_PTR(ret); + break; + } + f =3D xe_vfio_set_state(xe_vdev, next_state); + if (IS_ERR(f)) + break; + + xe_vdev->mig_state =3D next_state; + + /* Multiple state transitions with non-NULL file in the middle */ + if (f && new_state !=3D xe_vdev->mig_state) { + fput(f); + f =3D ERR_PTR(-EINVAL); + break; + } + } + xe_vfio_pci_state_mutex_unlock(xe_vdev); + + return f; +} + +static int xe_vfio_pci_get_device_state(struct vfio_device *core_vdev, + enum vfio_device_mig_state *curr_state) +{ + struct xe_vfio_pci_core_device *xe_vdev =3D + container_of(core_vdev, struct xe_vfio_pci_core_device, core_device.vdev= ); + + xe_vfio_pci_state_mutex_lock(xe_vdev); + *curr_state =3D xe_vdev->mig_state; + xe_vfio_pci_state_mutex_unlock(xe_vdev); + + return 0; +} + +static int xe_vfio_pci_get_data_size(struct vfio_device *vdev, + unsigned long *stop_copy_length) +{ + struct xe_vfio_pci_core_device *xe_vdev =3D + container_of(vdev, struct xe_vfio_pci_core_device, core_device.vdev); + + xe_vfio_pci_state_mutex_lock(xe_vdev); + *stop_copy_length =3D xe_sriov_vfio_stop_copy_size(xe_vdev->xe, xe_vdev->= vfid); + xe_vfio_pci_state_mutex_unlock(xe_vdev); + + return 0; +} + +static const struct vfio_migration_ops xe_vfio_pci_migration_ops =3D { + .migration_set_state =3D xe_vfio_pci_set_device_state, + .migration_get_state =3D xe_vfio_pci_get_device_state, + .migration_get_data_size =3D xe_vfio_pci_get_data_size, +}; + +static void xe_vfio_pci_migration_init(struct xe_vfio_pci_core_device *xe_= vdev) +{ + struct vfio_device *core_vdev =3D &xe_vdev->core_device.vdev; + struct pci_dev *pdev =3D to_pci_dev(core_vdev->dev); + struct xe_device *xe =3D xe_sriov_vfio_get_pf(pdev); + int ret; + + if (!xe) + return; + if (!xe_sriov_vfio_migration_supported(xe)) + return; + + ret =3D pci_iov_vf_id(pdev); + if (ret < 0) + return; + + mutex_init(&xe_vdev->state_mutex); + spin_lock_init(&xe_vdev->reset_lock); + + /* PF internal control uses vfid index starting from 1 */ + xe_vdev->vfid =3D ret + 1; + xe_vdev->xe =3D xe; + xe_vdev->migrate_cap =3D true; + + core_vdev->migration_flags =3D VFIO_MIGRATION_STOP_COPY | VFIO_MIGRATION_= P2P; + core_vdev->mig_ops =3D &xe_vfio_pci_migration_ops; +} + +static void xe_vfio_pci_migration_fini(struct xe_vfio_pci_core_device *xe_= vdev) +{ + if (!xe_vdev->migrate_cap) + return; + + mutex_destroy(&xe_vdev->state_mutex); +} + +static int xe_vfio_pci_init_dev(struct vfio_device *core_vdev) +{ + struct xe_vfio_pci_core_device *xe_vdev =3D + container_of(core_vdev, struct xe_vfio_pci_core_device, core_device.vdev= ); + + xe_vfio_pci_migration_init(xe_vdev); + + return vfio_pci_core_init_dev(core_vdev); +} + +static void xe_vfio_pci_release_dev(struct vfio_device *core_vdev) +{ + struct xe_vfio_pci_core_device *xe_vdev =3D + container_of(core_vdev, struct xe_vfio_pci_core_device, core_device.vdev= ); + + xe_vfio_pci_migration_fini(xe_vdev); +} + +static const struct vfio_device_ops xe_vfio_pci_ops =3D { + .name =3D "xe-vfio-pci", + .init =3D xe_vfio_pci_init_dev, + .release =3D xe_vfio_pci_release_dev, + .open_device =3D xe_vfio_pci_open_device, + .close_device =3D vfio_pci_core_close_device, + .ioctl =3D vfio_pci_core_ioctl, + .device_feature =3D vfio_pci_core_ioctl_feature, + .read =3D vfio_pci_core_read, + .write =3D vfio_pci_core_write, + .mmap =3D vfio_pci_core_mmap, + .request =3D vfio_pci_core_request, + .match =3D vfio_pci_core_match, + .match_token_uuid =3D vfio_pci_core_match_token_uuid, + .bind_iommufd =3D vfio_iommufd_physical_bind, + .unbind_iommufd =3D vfio_iommufd_physical_unbind, + .attach_ioas =3D vfio_iommufd_physical_attach_ioas, + .detach_ioas =3D vfio_iommufd_physical_detach_ioas, +}; + +static int xe_vfio_pci_probe(struct pci_dev *pdev, const struct pci_device= _id *id) +{ + struct xe_vfio_pci_core_device *xe_vdev; + int ret; + + xe_vdev =3D vfio_alloc_device(xe_vfio_pci_core_device, core_device.vdev, = &pdev->dev, + &xe_vfio_pci_ops); + if (IS_ERR(xe_vdev)) + return PTR_ERR(xe_vdev); + + dev_set_drvdata(&pdev->dev, &xe_vdev->core_device); + + ret =3D vfio_pci_core_register_device(&xe_vdev->core_device); + if (ret) { + vfio_put_device(&xe_vdev->core_device.vdev); + return ret; + } + + return 0; +} + +static void xe_vfio_pci_remove(struct pci_dev *pdev) +{ + struct xe_vfio_pci_core_device *xe_vdev =3D pci_get_drvdata(pdev); + + vfio_pci_core_unregister_device(&xe_vdev->core_device); + vfio_put_device(&xe_vdev->core_device.vdev); +} + +#define INTEL_PCI_VFIO_DEVICE(_id) { \ + PCI_DRIVER_OVERRIDE_DEVICE_VFIO(PCI_VENDOR_ID_INTEL, (_id)) \ +} + +static const struct pci_device_id xe_vfio_pci_table[] =3D { + INTEL_PTL_IDS(INTEL_PCI_VFIO_DEVICE), + INTEL_WCL_IDS(INTEL_PCI_VFIO_DEVICE), + INTEL_BMG_IDS(INTEL_PCI_VFIO_DEVICE), + {} +}; +MODULE_DEVICE_TABLE(pci, xe_vfio_pci_table); + +static struct pci_driver xe_vfio_pci_driver =3D { + .name =3D "xe-vfio-pci", + .id_table =3D xe_vfio_pci_table, + .probe =3D xe_vfio_pci_probe, + .remove =3D xe_vfio_pci_remove, + .err_handler =3D &xe_vfio_pci_err_handlers, + .driver_managed_dma =3D true, +}; +module_pci_driver(xe_vfio_pci_driver); + +MODULE_LICENSE("GPL"); +MODULE_AUTHOR("Micha=C5=82 Winiarski "); +MODULE_DESCRIPTION("VFIO PCI driver with migration support for Intel Graph= ics"); --=20 2.51.2