From nobody Tue Dec 2 01:07:43 2025 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id D376F2F7ABC for ; Mon, 24 Nov 2025 09:45:42 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1763977544; cv=none; b=Qhd2HbHKjN7K5Kuvj/YEAE6nzDzYOOnHN0jXZRjJiiZFtri7GF8pW5CdRwVLIIqa2CNooC6S8gFy9VwTg9otjvB3PPn6QSYO59QibzKJGnLkzfdMvzDuShXnV98/UZ0ijTY+P2MEr+0Ez7zEgOW1OcL0viymlrzyJ0zX4mLDzfE= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1763977544; c=relaxed/simple; bh=Mjr3Uq5yLFh/qgABCSff6VcI7sqTN5uXjj3NPpSl7us=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=b0McPky/GRmJXT5t9Kpi0w6IBGfmE+61mUJwjTlxoMeD6pEe59k1na1a+XBqNVu2ggaLwUwEa0dV779Zx9kfp4vUUvRMXecwuPjgEhHjPTQZ1bGKcdVoLHzMZPmbRRSm7+HRyYW1zOwSL4623YyhaI/5fbo9ac1s5ifPC3/qRdo= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=ocAdHZHK; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=cRSrOUzZ; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="ocAdHZHK"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="cRSrOUzZ" Received: from pps.filterd (m0279868.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 5AO8avo42406193 for ; Mon, 24 Nov 2025 09:45:41 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= x5sWxNbDVr+10c9u1k51VriM1dvH8KtZLvCkbTT9Z24=; b=ocAdHZHKmbewUlqw 2k7bsbRfme+iMse3meNiuAoQdMSLyATVjbxm8w0ich/Q0V0ATRViP+jcqbUaJi7V T7L8VB5DxHqgODpZysLSJ92dPZYxI0KMfMN3uVL7DSEr9NOTo8mIErAPQs7vKy8w dSDAyxOBBLpMiQahULwWQmTxYD/9gE3FTtdifJEkUvbHbL6YwmlqSd1wY+YJ/aOW QohOdEj8ZnVh4K+pTiRs3MNQzHL8YtJGUh65EPjiNz/+cm7W9xSTNiaYH9ic+cSN a+a7xnSEnwPh1CfolAeGSMXSAUFVhtlpVjUAxgQa2hB6x40JQtTBvD+Oxl5bHb0n d7v1Kw== Received: from mail-pl1-f199.google.com (mail-pl1-f199.google.com [209.85.214.199]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4ak685vkad-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Mon, 24 Nov 2025 09:45:41 +0000 (GMT) Received: by mail-pl1-f199.google.com with SMTP id d9443c01a7336-2982dec5ccbso93251005ad.3 for ; Mon, 24 Nov 2025 01:45:41 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1763977540; x=1764582340; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=x5sWxNbDVr+10c9u1k51VriM1dvH8KtZLvCkbTT9Z24=; b=cRSrOUzZlEHVjJjVkNrJWZ4xpo/Up2ByxVoxPjyRW41UsZin4SKvrkhFPfLBPWPzOA emGTIffZbrxSuk7p+gT8QNRUrbgQel+Lgy7otz+4SM4oX9aNyfD5Vg7BUVP8j/ORxpYs gj2UGzBuuS5wLkquOz8OnoqoBGbNcHJCw/dbgMGiwsMjnzIfrM+yLq/gGsvAXIF9stTn TFw17tove8ZGpAiQfUUFBxgd9DbXnzgUK6zMifGqHd9LKItzEJFGzwAIq+MMcoryJ/po +C7Jf1asAG8tmH5eFaCvdhZWxEIFvLl8+DFfX/zs9V2TIRDsfliuNszGrpSYl6eg3Mmv Jj3g== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1763977540; x=1764582340; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=x5sWxNbDVr+10c9u1k51VriM1dvH8KtZLvCkbTT9Z24=; b=fEOaoiGd6wgmvwB1d1s3RhVVxYBysSkTh/BFy2/sYc8eScU7PoBqGKlFDW1bYf7JvF lQhjvTNb9aklFlE+7LUe1cE6CWG94G8RlQlg3dT/iQv3gepbUi6s4uV2ZuiKgkh/1SrZ I2ujpKxQadbO9mJ7ldTM4eHqYc5uA1T6moUYHPTSToqiDacKcAcRx8ix5xVyyWs8NChx YZLbCcszOXm0WTr+olZQM9xw0BLHnpKkc0DWd5aey2YCR6BNGSiJw9eUFRJgXQJ8aR0e MH3PV0v6qJp1AafemU1vKNXkjwyVMHeBc24ZgHcuNJuPrrdyJJW/WwTf0XjKtVUHQZUy g9XQ== X-Forwarded-Encrypted: i=1; AJvYcCXn8KB35csJHW8/kVMGKgPSkHcTLz8Kk7JB5zcZhxdMT1f+Kewu2FezPdklxhsdsEFdbLI8ae83RG+Ibe8=@vger.kernel.org X-Gm-Message-State: AOJu0Yw6jGbEEcfUMww6+L8lYV/IMb7lJqJE5Y3a82j7ZDVgHl1FZ+Cj 53Sw8h16ihMs35TCA+mPzS2SBFGDYJ/eDAFdedlhaZtAo7eZ8CVJidwNiscizlt2gBH/rRRAZQ3 6q+cg520aboZb0cMOsKiC69Cy41HUTXUIwGsoXvUeVAh2VhZ2SWsJa3ctOyiQ+waGByQ= X-Gm-Gg: ASbGncvfghuEwWmjhsQXfe9LDf5dOlvwZVlCU1XNwOEtDlKnpBYlifu28VGEiWpmt2d Mx9arJrA8HukOiaik/AIxPrNu1+yAK8bcbXqdF1CdON9AJ4o3hUThvwpSTEXeucrKPGuXbpOghx IqdkrZReYqX8zFkKLkyW3RhZllhvvI92S1yGBdt2QskxIQZ5k8iJZ3J4XdpMINwpApRCiBko1po 0D5+duISjXuSCOcxWv+VXtObDkEjDRXFyNTt24SBKK/WIZUFuFfSNCfCR8/55FuUG3nHi/IS32b GfTslGOonQwBtbUqcWdKY27F46XUAVm7pCBBgMs0El0bPGOUGlrL0rvZRtTmlPMnxlsT+xJ6t2V ECwnWjyzAvsVVYD64/X4OTp46vLHGLJUAPuLe/lN0RTwV X-Received: by 2002:a05:6a20:431e:b0:35f:6586:5df6 with SMTP id adf61e73a8af0-36150e27820mr10846428637.11.1763977540333; Mon, 24 Nov 2025 01:45:40 -0800 (PST) X-Google-Smtp-Source: AGHT+IGRl4mAWu5T4GvrTcQYUQWTgdl7Ag4KO5cCj3WhmRLjW4ovdxBk4syp96T0Y0r5CM5RdaGcQA== X-Received: by 2002:a05:6a20:431e:b0:35f:6586:5df6 with SMTP id adf61e73a8af0-36150e27820mr10846414637.11.1763977539836; Mon, 24 Nov 2025 01:45:39 -0800 (PST) Received: from hu-jprakash-hyd.qualcomm.com ([202.46.22.19]) by smtp.gmail.com with ESMTPSA id 41be03b00d2f7-bd75dfed99esm12668291a12.1.2025.11.24.01.45.36 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 24 Nov 2025 01:45:39 -0800 (PST) From: Jishnu Prakash Date: Mon, 24 Nov 2025 15:15:11 +0530 Subject: [PATCH v4 2/3] dt-bindings: spmi: add support for glymur-spmi-pmic-arb (arbiter v8) Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20251124-pmic_arb_v8-v4-2-d91dcbf097c7@oss.qualcomm.com> References: <20251124-pmic_arb_v8-v4-0-d91dcbf097c7@oss.qualcomm.com> In-Reply-To: <20251124-pmic_arb_v8-v4-0-d91dcbf097c7@oss.qualcomm.com> To: Stephen Boyd , Rob Herring , Krzysztof Kozlowski , Conor Dooley , David Collins , konrad.dybcio@oss.qualcomm.com Cc: linux-arm-msm@vger.kernel.org, linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, Jishnu Prakash , kamal.wadhwa@oss.qualcomm.com, aiqun.yu@oss.qualcomm.com, Pankaj Patil , Jingyi Wang X-Mailer: b4 0.14.3 X-Developer-Signature: v=1; a=ed25519-sha256; t=1763977527; l=5772; i=jishnu.prakash@oss.qualcomm.com; s=20251014; h=from:subject:message-id; bh=Mjr3Uq5yLFh/qgABCSff6VcI7sqTN5uXjj3NPpSl7us=; b=61WGnGG96++Zdr65vvncD3X15lL3hrjGpyxF4NY73Tvpxq9gmAWVU1UO8Lj7RnVgydiIslV1F +Osiufjnmv6Dw+9BJ5lB00DyIqObkgf/Vn5S5fuZCKVFD+LMNW0Jpqp X-Developer-Key: i=jishnu.prakash@oss.qualcomm.com; a=ed25519; pk=g89pXdLVwRjdTeQ+uX1QzvBO346E3hQAc1N7fcTXgmk= X-Authority-Analysis: v=2.4 cv=Woom8Nfv c=1 sm=1 tr=0 ts=69242945 cx=c_pps a=JL+w9abYAAE89/QcEU+0QA==:117 a=fChuTYTh2wq5r3m49p7fHw==:17 a=IkcTkHD0fZMA:10 a=6UeiqGixMTsA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=gEfo2CItAAAA:8 a=EUspDBNiAAAA:8 a=VwQbUJbxAAAA:8 a=t41Tp4pyULMMg2XcS3IA:9 a=QEXdDO2ut3YA:10 a=324X-CrmTo6CU4MGRt3R:22 a=sptkURWiP4Gy88Gu7hUp:22 X-Proofpoint-GUID: DtRqd2RJ8KArP6YSh2LCc8XvzahW9ztf X-Proofpoint-ORIG-GUID: DtRqd2RJ8KArP6YSh2LCc8XvzahW9ztf X-Proofpoint-Spam-Details-Enc: AW1haW4tMjUxMTI0MDA4NiBTYWx0ZWRfX1mvenUOIHbcq j57UVNzD1ogIXrU5mklKd25+a9fBfNJZDOUAXohIsX1+Dnfpb3VkwEQ6QdII3NzsKexryiS1rxL Oy8a2VQKser5b1+Pe+o1l8P3d4IWaJGES2I3uJF+B+ByjrfDtI5nkUG2r+GqMPH/5nOAkpb1su1 SbA0eYIoVIcrn15bPDWB4BJDT8awwGfViUYpLYJBpTe5C/vL3bWLwpww/WJZ1RQ32w+LNYpSsNT +BHtS6CktSy5hNgJh7l16npIh8i9whWq4BqiP83Fsh4Bf/epKwVXBrz5dFHBfhh6O2WHMjKC5eg YSCzwdyMqqvv6BudAImiBVTG9BfBiBOsibDXVXAIb9Zwc2AE2ZzpH8afS8uIxT0mdl3KG1LuICE phKX5oPNzW/u+BQ1S+0yOfVw/6ua/Q== X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1121,Hydra:6.1.9,FMLib:17.12.100.49 definitions=2025-11-24_04,2025-11-21_01,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 clxscore=1015 phishscore=0 adultscore=0 malwarescore=0 suspectscore=0 impostorscore=0 spamscore=0 bulkscore=0 lowpriorityscore=0 priorityscore=1501 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2510240001 definitions=main-2511240086 SPMI PMIC Arbiter version 8 builds upon version 7 with support for up to four SPMI buses. To achieve this, the register map was slightly rearranged. Add a new binding file and compatible string for version 8 using the name 'glymur' as the Qualcomm Technologies, Inc. Glymur SoC is the first one to use PMIC arbiter version 8. This specifies the new register ranges needed only for version 8. Also document SPMI PMIC Arbiter for Qualcomm Kaanapali SoC, by adding fallback to Glymur compatible string, as it too has version 8 functionality. Signed-off-by: David Collins Signed-off-by: Pankaj Patil Signed-off-by: Kamal Wadhwa Signed-off-by: Jingyi Wang Reviewed-by: Rob Herring (Arm) Signed-off-by: Jishnu Prakash --- .../bindings/spmi/qcom,glymur-spmi-pmic-arb.yaml | 150 +++++++++++++++++= ++++ 1 file changed, 150 insertions(+) diff --git a/Documentation/devicetree/bindings/spmi/qcom,glymur-spmi-pmic-a= rb.yaml b/Documentation/devicetree/bindings/spmi/qcom,glymur-spmi-pmic-arb.= yaml new file mode 100644 index 000000000000..3b5005b96c6d --- /dev/null +++ b/Documentation/devicetree/bindings/spmi/qcom,glymur-spmi-pmic-arb.yaml @@ -0,0 +1,150 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/spmi/qcom,glymur-spmi-pmic-arb.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Qualcomm Technologies, Inc. Glymur SPMI Controller (PMIC Arbiter v8) + +maintainers: + - David Collins + +description: | + The Glymur SPMI PMIC Arbiter implements HW version 8 and it's an SPMI + controller with wrapping arbitration logic to allow for multiple on-chip + devices to control up to 4 SPMI separate buses. + + The PMIC Arbiter can also act as an interrupt controller, providing inte= rrupts + to slave devices. + +allOf: + - $ref: /schemas/spmi/qcom,spmi-pmic-arb-common.yaml + +properties: + compatible: + oneOf: + - items: + - enum: + - qcom,kaanapali-spmi-pmic-arb + - const: qcom,glymur-spmi-pmic-arb + - enum: + - qcom,glymur-spmi-pmic-arb + + reg: + items: + - description: core registers + - description: tx-channel per virtual slave registers + - description: rx-channel (called observer) per virtual slave regist= ers + - description: channel to PMIC peripheral mapping registers + + reg-names: + items: + - const: core + - const: chnls + - const: obsrvr + - const: chnl_map + + ranges: true + + '#address-cells': + const: 2 + + '#size-cells': + const: 2 + +patternProperties: + "^spmi@[a-f0-9]+$": + type: object + $ref: /schemas/spmi/spmi.yaml + unevaluatedProperties: false + + properties: + reg: + items: + - description: configuration registers + - description: interrupt controller registers + - description: channel owner EE mapping registers + + reg-names: + items: + - const: cnfg + - const: intr + - const: chnl_owner + + interrupts: + maxItems: 1 + + interrupt-names: + const: periph_irq + + interrupt-controller: true + + '#interrupt-cells': + const: 4 + description: | + cell 1: slave ID for the requested interrupt (0-15) + cell 2: peripheral ID for requested interrupt (0-255) + cell 3: the requested peripheral interrupt (0-7) + cell 4: interrupt flags indicating level-sense information, + as defined in dt-bindings/interrupt-controller/irq.h + +required: + - compatible + - reg-names + +unevaluatedProperties: false + +examples: + - | + #include + + soc { + #address-cells =3D <2>; + #size-cells =3D <2>; + + arbiter@c400000 { + compatible =3D "qcom,glymur-spmi-pmic-arb"; + reg =3D <0x0 0xc400000 0x0 0x3000>, + <0x0 0xc900000 0x0 0x400000>, + <0x0 0xc4c0000 0x0 0x400000>, + <0x0 0xc403000 0x0 0x8000>; + reg-names =3D "core", "chnls", "obsrvr", "chnl_map"; + + qcom,ee =3D <0>; + qcom,channel =3D <0>; + + #address-cells =3D <2>; + #size-cells =3D <2>; + ranges; + + spmi@c426000 { + reg =3D <0x0 0xc426000 0x0 0x4000>, + <0x0 0xc8c0000 0x0 0x10000>, + <0x0 0xc42a000 0x0 0x8000>; + reg-names =3D "cnfg", "intr", "chnl_owner"; + + interrupts-extended =3D <&pdc 1 IRQ_TYPE_LEVEL_HIGH>; + interrupt-names =3D "periph_irq"; + interrupt-controller; + #interrupt-cells =3D <4>; + + #address-cells =3D <2>; + #size-cells =3D <0>; + }; + + spmi@c437000 { + reg =3D <0x0 0xc437000 0x0 0x4000>, + <0x0 0xc8d0000 0x0 0x10000>, + <0x0 0xc43b000 0x0 0x8000>; + reg-names =3D "cnfg", "intr", "chnl_owner"; + + interrupts-extended =3D <&pdc 3 IRQ_TYPE_LEVEL_HIGH>; + interrupt-names =3D "periph_irq"; + interrupt-controller; + #interrupt-cells =3D <4>; + + #address-cells =3D <2>; + #size-cells =3D <0>; + }; + }; + }; --=20 2.25.1