From nobody Tue Dec 2 01:28:44 2025 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id BF85225BF13 for ; Fri, 21 Nov 2025 21:53:07 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1763761989; cv=none; b=uAVGOKC5ClLIU1mDR2qdzLusodme6I/BGR052TpWfMmTsr5qhynY6vkKiRghS3cZWZvqFRO45PGA3iFZfaqwUlvjGAbrqIR3nZGp7hhcBRwE//SnN8ClXSks/oFUmDc749Tsb/bcIuuyJg8oWuKJ6QyBsR5QZke4Q6Q11gapf0w= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1763761989; c=relaxed/simple; bh=1MBFxxCP44vKNuX6Y4hdWjd1ieCsTtaD8E8Yx6Hjr3k=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=D7J+tt2C0GHOsImAiR2jeodkB8mukqLkyvtyjw7+MdIWXiNGfDsHAcZZ1aA2jMkYqqgyczL1tw2C97tg9pnV3xu+s24Jqkn5rcXSXnsobbR25GW+Mt4qXG93JMh2ebACtcDkGo2ypzivuDy3NWNkLYu5Em06eqMoUjm9vnMnl2c= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=OdojFF11; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=f9q+UXIW; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="OdojFF11"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="f9q+UXIW" Received: from pps.filterd (m0279866.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 5ALHYoJN3048209 for ; Fri, 21 Nov 2025 21:53:07 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= LHl/GB/jo70EitSbdhdMrpAF7ix8vnjgTe1J/9HR1d8=; b=OdojFF11bbtCq47c gnt68Fu28VIqDL05HSPTHewLbOr81yWyHyd9/bSjR40uG6iFK8YLuK7frIQMGaPz JMeIaIaohdB1vP5IDM78afRt8NZopiV5M4baOi8Tqd99fKyiD4b0+kKKZpv2Kaw/ dUV+P5teenXes5IGeKoza/JTy7e1wP892uol77Kio5LfjZ/28m9m3Q9u6weIXKSp Q6m+3gkrvEAwjDwAzsTQ6oKPBYd6pAVmWSXwFP3J99Zza3Q0qJuhiwXXRS6qVn5o 1ZyQ1XZA4B/EsW3iX1FR4QCbWNIXg32KKiQcoCirNHwfBG75M88md5FtPEOJo0Mn xM3Q4Q== Received: from mail-pg1-f200.google.com (mail-pg1-f200.google.com [209.85.215.200]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4ajnhjt4d4-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Fri, 21 Nov 2025 21:53:06 +0000 (GMT) Received: by mail-pg1-f200.google.com with SMTP id 41be03b00d2f7-bbcf3bd4c8fso1902745a12.0 for ; Fri, 21 Nov 2025 13:53:06 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1763761986; x=1764366786; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=LHl/GB/jo70EitSbdhdMrpAF7ix8vnjgTe1J/9HR1d8=; b=f9q+UXIWE62KmUmnIGsRkPRfGCDtGu0uQBolydLIvnW6/3OUMUeJu6qkFdvLPbp0bs D+mN+3QRJqexfb0NSngLJ6dJYMVSoJ3HnbBydx/hkOx3CCLzrMhg3R0VEvmTU0OJZi/q Agfih9Mf0LfSgkVz0YGTOH2KZfK/axc8v7RAl031b6J4t7BQohW9hNG7+S1wQLLUjmdo AlpX4LIC9rlpQL26uIJmfLMkUZJbD72bpSUjgPsJi/zAV46EwMoxwKz71gckp0DrTeq/ dWDwYUQdHd+O8W+6k51wKXFdRufIteOxNGpvvT+XklafKQ8YlbTtj5QW/iFRloa6ay6T BqGQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1763761986; x=1764366786; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=LHl/GB/jo70EitSbdhdMrpAF7ix8vnjgTe1J/9HR1d8=; b=M9pltuBJRjzS7gmxasQ6If11Dnhd1PdiBWeDhKnv+Y8cSMgnTp+ncK2j6ZTpzXBSBa vPuJn1bt4ZdBr6bpHcuKogQiYy0214G1wAaqjC28hYYnYC+18D2zDg+Q8X5ECGMg89P2 LvSm4j7cc2Kbt/RF4lyl8VbF1upJMLAjwAGiJosqVEEgM+53MFcfK7EaTuWuzG0nXodO OjB2Jqb2QQkyejdq3oxRQojFF/hZtxVCeXl8cD3/bmVKFYVaJ71BADHOSC5r919sVMHF 1ihWq04y055002vMpIPGdbEPBEp68cJeotmBvg7RFLuEKTNBAl7c/rtP6VF36JbxBGsH vzKA== X-Forwarded-Encrypted: i=1; AJvYcCUvRD+5OT9egVmhbCkhTr7NuzIM7GuV3RvpepdT1pr8Crdg2Zh26n274FDbnXXHweIqLhpp+l3QBAFCHEc=@vger.kernel.org X-Gm-Message-State: AOJu0YxfJhRY0AoaAKcGI/mhwZ+fCXynMGlz3eU1wjg1sMzxP+Dk19Mj 5n+Ic1rX7a9EN9FArjIJAv2ECw2jMRYQlaDb4M4dANIlSzyx5Sr5DaYF0dZXbmWiP5C9CsOkTxO o7SGLFKgwL9XEITIfeHZftI2MaD8CsOkv8+AkzKiIhFrRkG8A03RDJjNJVuPVSBrLOHA= X-Gm-Gg: ASbGncvYtyh5UaHPLpFLnnYDFHe31q04oWCBoFhHuF/BsyCZR3VaEU66InARh5zIzCo ztF5hA3lxVc4IUKMGGN1l52pJYcF5P9Q74ddXu02Ib11XHkQAKpSNaXMGKibGL2bTWFMK1bK6eY K3bdVx3qTqhbJmWARySGNpRr4cFRL1s5YcwEKtSgvJbRlUn0zZDF/14pp8c7ARRICrnBTew3Q8C DG1sqDJmyR4fZB4Ghq6B2gTdRSH6vR8BDdo3usxF5NlPvZV9cZMOGdeCg4NTV1oyk83N2mcVC9Y tC96ftylpQ8dM6CXSEB7XjOJ7O+6eKuAPlTZM6B85GH82/4k3hljwxsf9KMrnm30j1CsWzSrGi2 rpZhTE9a5XCB5SX0XnKSGmAKrDLJV59K3gw== X-Received: by 2002:a05:6a20:72a2:b0:35e:b02b:4efd with SMTP id adf61e73a8af0-3613e5abfa4mr9071461637.27.1763761986069; Fri, 21 Nov 2025 13:53:06 -0800 (PST) X-Google-Smtp-Source: AGHT+IF11iHDqgjwpVwwnGeh2ib8bqQV6EKSXFBnhvWQZTYg5xViCSpPUbmOmjN6Xms1mxCZtSjE8g== X-Received: by 2002:a05:6a20:72a2:b0:35e:b02b:4efd with SMTP id adf61e73a8af0-3613e5abfa4mr9071439637.27.1763761985528; Fri, 21 Nov 2025 13:53:05 -0800 (PST) Received: from hu-akhilpo-hyd.qualcomm.com ([202.46.23.25]) by smtp.gmail.com with ESMTPSA id 41be03b00d2f7-bd75def6314sm6399270a12.7.2025.11.21.13.52.59 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 21 Nov 2025 13:53:05 -0800 (PST) From: Akhil P Oommen Date: Sat, 22 Nov 2025 03:22:17 +0530 Subject: [PATCH v3 3/6] dt-bindings: display/msm/rgmu: Document A612 RGMU Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20251122-qcs615-spin-2-v3-3-9f4d4c87f51d@oss.qualcomm.com> References: <20251122-qcs615-spin-2-v3-0-9f4d4c87f51d@oss.qualcomm.com> In-Reply-To: <20251122-qcs615-spin-2-v3-0-9f4d4c87f51d@oss.qualcomm.com> To: Rob Clark , Sean Paul , Konrad Dybcio , Dmitry Baryshkov , Abhinav Kumar , Marijn Suijten , David Airlie , Simona Vetter , Maarten Lankhorst , Maxime Ripard , Thomas Zimmermann , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Bjorn Andersson , Jessica Zhang Cc: Dan Carpenter , linux-arm-msm@vger.kernel.org, dri-devel@lists.freedesktop.org, freedreno@lists.freedesktop.org, linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, Akhil P Oommen , Jie Zhang X-Mailer: b4 0.14.3 X-Developer-Signature: v=1; a=ed25519-sha256; t=1763761959; l=4974; i=akhilpo@oss.qualcomm.com; s=20240726; h=from:subject:message-id; bh=dHnbBdwTFFaHzI/uvU7oZBCQbIeKLNxKJrLt9qTuo0c=; b=usT1ULrG5ctQoyANX0NRjiuoSRPoWhuu3kyFjQ+SqboWZbhpnT2zN/UBogYrw4QezYw1k58tH qEBrCnJEty7D5ZqKzYtK/OJ/mFB7JW9KGtj9u9MDAEB3HawgjlXkQOl X-Developer-Key: i=akhilpo@oss.qualcomm.com; a=ed25519; pk=lmVtttSHmAUYFnJsQHX80IIRmYmXA4+CzpGcWOOsfKA= X-Proofpoint-ORIG-GUID: OCJ41_7UlIEBg9INC3Pmv5ztANNJi3oz X-Authority-Analysis: v=2.4 cv=SPlPlevH c=1 sm=1 tr=0 ts=6920df42 cx=c_pps a=oF/VQ+ItUULfLr/lQ2/icg==:117 a=ZePRamnt/+rB5gQjfz0u9A==:17 a=IkcTkHD0fZMA:10 a=6UeiqGixMTsA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=gEfo2CItAAAA:8 a=e5mUnYsNAAAA:8 a=EUspDBNiAAAA:8 a=OspxmFM2CjPT0bdoapIA:9 a=QEXdDO2ut3YA:10 a=3WC7DwWrALyhR5TkjVHa:22 a=sptkURWiP4Gy88Gu7hUp:22 a=Vxmtnl_E_bksehYqCbjh:22 X-Proofpoint-Spam-Details-Enc: AW1haW4tMjUxMTIxMDE2NyBTYWx0ZWRfXyWhzkGuiUijC sQo02Z1bc6HsnJKhaQViXPpAVsjCnU7M1B5CCnW/grzcAK915wNcEFW0LKU9qSjKjA1uVa3XR7U i//9gvzX8U5SYfS3c3rmEURqHZIy83gDUbY7SgIv3UIMoyTxWKbGtz2eqnYyrb4t4tH0x3h7cs6 c06tRA5dh5XhQIrnmCLXAz5YY62Dm3mQSsySj5gAAGAhbjZ3UxWRYwaNw7lOQCl7bzJNeDstTKv D0u1VwZdLWjOqOXTXsxsY9isIBKXzKCl58SZbwoPVEqcmEBk8ekZ2OfXjwRuVymzWt9i+9YKGPA oUO14YWwgQ/Iu6JXICWelCiGW9ODTzoYVj0GTcR8VBImjOFzrsbA5zF6pWL4APRY3GrUHzODdSe Gumt8wRVl8ZyVzyGBC7mZzO3D0QJ9Q== X-Proofpoint-GUID: OCJ41_7UlIEBg9INC3Pmv5ztANNJi3oz X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1121,Hydra:6.1.9,FMLib:17.12.100.49 definitions=2025-11-21_06,2025-11-21_01,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 impostorscore=0 clxscore=1015 priorityscore=1501 suspectscore=0 lowpriorityscore=0 adultscore=0 malwarescore=0 spamscore=0 bulkscore=0 phishscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2510240001 definitions=main-2511210167 From: Jie Zhang RGMU a.k.a Reduced Graphics Management Unit is a small state machine with the sole purpose of providing IFPC (Inter Frame Power Collapse) support. Compared to GMU, it doesn't manage GPU clock, voltage scaling, bw voting or any other functionalities. All it does is detect an idle GPU and toggle the GDSC switch. As it doesn't access DDR space, it doesn't require iommu. So far, only Adreno 612 GPU has an RGMU core. Document it in qcom,adreno-rgmu.yaml. Signed-off-by: Jie Zhang Signed-off-by: Akhil P Oommen Reviewed-by: Krzysztof Kozlowski --- .../bindings/display/msm/qcom,adreno-rgmu.yaml | 126 +++++++++++++++++= ++++ MAINTAINERS | 1 + 2 files changed, 127 insertions(+) diff --git a/Documentation/devicetree/bindings/display/msm/qcom,adreno-rgmu= .yaml b/Documentation/devicetree/bindings/display/msm/qcom,adreno-rgmu.yaml new file mode 100644 index 000000000000..bacc5b32e6d7 --- /dev/null +++ b/Documentation/devicetree/bindings/display/msm/qcom,adreno-rgmu.yaml @@ -0,0 +1,126 @@ +# SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause +# Copyright (c) Qualcomm Technologies, Inc. and/or its subsidiaries. +%YAML 1.2 +--- + +$id: http://devicetree.org/schemas/display/msm/qcom,adreno-rgmu.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: RGMU attached to certain Adreno GPUs + +maintainers: + - Rob Clark + +description: + RGMU (Reduced Graphics Management Unit) IP is present in some GPUs that + belong to Adreno A6xx family. It is a small state machine that helps to + toggle the GX GDSC (connected to CX rail) to implement IFPC feature and = save + power. + +properties: + compatible: + items: + - const: qcom,adreno-rgmu-612.0 + - const: qcom,adreno-rgmu + + reg: + items: + - description: Core RGMU registers + + clocks: + items: + - description: GMU clock + - description: GPU CX clock + - description: GPU AXI clock + - description: GPU MEMNOC clock + - description: GPU SMMU vote clock + + clock-names: + items: + - const: gmu + - const: cxo + - const: axi + - const: memnoc + - const: smmu_vote + + power-domains: + items: + - description: CX GDSC power domain + - description: GX GDSC power domain + + power-domain-names: + items: + - const: cx + - const: gx + + interrupts: + items: + - description: GMU OOB interrupt + - description: GMU interrupt + + interrupt-names: + items: + - const: oob + - const: gmu + + operating-points-v2: true + opp-table: + type: object + +required: + - compatible + - reg + - clocks + - clock-names + - power-domains + - power-domain-names + - interrupts + - interrupt-names + - operating-points-v2 + +additionalProperties: false + +examples: + - | + #include + #include + #include + #include + + gmu@506a000 { + compatible =3D "qcom,adreno-rgmu-612.0", "qcom,adreno-rgmu"; + + reg =3D <0x05000000 0x90000>; + + clocks =3D <&gpucc GPU_CC_CX_GMU_CLK>, + <&gpucc GPU_CC_CXO_CLK>, + <&gcc GCC_DDRSS_GPU_AXI_CLK>, + <&gcc GCC_GPU_MEMNOC_GFX_CLK>, + <&gpucc GPU_CC_HLOS1_VOTE_GPU_SMMU_CLK>; + clock-names =3D "gmu", + "cxo", + "axi", + "memnoc", + "smmu_vote"; + + power-domains =3D <&gpucc CX_GDSC>, + <&gpucc GX_GDSC>; + power-domain-names =3D "cx", + "gx"; + + interrupts =3D , + ; + interrupt-names =3D "oob", + "gmu"; + + operating-points-v2 =3D <&gmu_opp_table>; + + gmu_opp_table: opp-table { + compatible =3D "operating-points-v2"; + + opp-200000000 { + opp-hz =3D /bits/ 64 <200000000>; + required-opps =3D <&rpmhpd_opp_low_svs>; + }; + }; + }; diff --git a/MAINTAINERS b/MAINTAINERS index e2ed9827be3f..b891eb0141c9 100644 --- a/MAINTAINERS +++ b/MAINTAINERS @@ -7949,6 +7949,7 @@ S: Maintained B: https://gitlab.freedesktop.org/drm/msm/-/issues T: git https://gitlab.freedesktop.org/drm/msm.git F: Documentation/devicetree/bindings/display/msm/gpu.yaml +F: Documentation/devicetree/bindings/display/msm/qcom,adreno-rgmu.yaml F: Documentation/devicetree/bindings/opp/opp-v2-qcom-adreno.yaml F: drivers/gpu/drm/msm/adreno/ F: drivers/gpu/drm/msm/msm_gpu.* --=20 2.51.0