From nobody Tue Feb 10 02:49:17 2026 Received: from mail-wr1-f44.google.com (mail-wr1-f44.google.com [209.85.221.44]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 6A3043321DE for ; Fri, 21 Nov 2025 16:49:26 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.44 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1763743769; cv=none; b=l+uuwwCD12xz+RAA4u2mfFlkO1y2B03Eo7aaZ0vX3+NRNM1RR0dyuvLkLDNkf2ASoEb9MLU3NteNup+G4hlBfHQoaSpNUrX5R2yV1Bn2BIiApE6IEL6edMqVJrzM/VYjVNslxhSencSEzZyye0v28UQYAQJOAuK7OD2XagGgnxM= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1763743769; c=relaxed/simple; bh=VCW8CcHFML0MXmdga8MAbRkdEeTTdT135VPBj1W+VvU=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=NUduL8hP5VcEcrWZd9y0tBZumfcSc6nO4cCiz/CF/KLkPH90GR5oiYGt2gTCigyR/8dPo5pZQA3q3HDB7x1U3oTPqjd8pzUZq/YdJsS41I2JaD7Htawf5L2zcJjgkqiOSzbAx8lz86Hsakwoxzt7dc9jyVcR7QxLTqKCA7BV4xE= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=K2wFxLI3; arc=none smtp.client-ip=209.85.221.44 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="K2wFxLI3" Received: by mail-wr1-f44.google.com with SMTP id ffacd0b85a97d-42b427cda88so1585554f8f.0 for ; Fri, 21 Nov 2025 08:49:26 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1763743765; x=1764348565; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=97IM0y9keENG43ISIlS/0C0BXR0E7thIuAT6dZAC+oc=; b=K2wFxLI3iga2rG3qTy7zq+1/g3uQdlhmfheb3DR2teV33UDTRpG/3Uen0d2bIDluyD sp1VUtexXi6pjWUB13hNJixv442R2W7IBniTdzgyupgN7I5jUPxr6rjbHVf78saQzMS/ IkkekKOLZ+NaJ3f+i3L6dlgxkbGf7Lp/wC/CaHVLc2oaTkHn1zvt9CfiCFuFIkHQG19J Zijh13aLW8TRvxia6SJp6fad+ehf/Vocj4x/2Tqt3Qsn502hMd9CFeY5dTXnSXBogAqv BkgRp8yArvrQIMDU/XkANfEVwD92JKJLoLK7jytehuccsELOAiJF5AmFTAKJLzYbP6UH odAg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1763743765; x=1764348565; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=97IM0y9keENG43ISIlS/0C0BXR0E7thIuAT6dZAC+oc=; b=B2obj2pIMO60Smceo5W3DSpAkSvpDZ704GKWQtvsmrCojodhrp3xHSRbjB8ak9ysWx X7MuN2BXrP66nj469NWJnwPDbInei/GjvGcNsEupZxlqv4yyiCZIRk1MhV/WLrj697yj r8BRpoCvnSGFOxaUFyE1Uev7epsfXnv8mj1UM96BIdYQJGyCY/WzdZl5t7LvAkhgLpdq dZc3o5xjhLtSEbVqP7uJyp16vsv96b+o51+pIsXlcH1M4Xo4TfbIV86p4PoBVulNl1CA 0bIftAC9ZxzyVWdVrX0EJGD+/Mky8LoKHhGqfOor/d8AuFuKxSpLWGZ0quncvxSkKAsW QqUw== X-Forwarded-Encrypted: i=1; AJvYcCX5TSY7H46zQiTbo/usVMbz8YUekRDsXSG/BiNXQNxD9KYVn8quMUe/U0779a99cN7Y35GOGpx08N4Xp34=@vger.kernel.org X-Gm-Message-State: AOJu0YyrSNNV9hLlqnsiS4pEEICxFXJ2JXO+WmR1LDlBD7DNGY5HITpM D869Ju5BWioxXy3yrBM/K7MaC9DJchhNB/C6Qblgmk5YDpqexNiNcwJojVDtR7UIYkY= X-Gm-Gg: ASbGncts9cTfuwN3g0OIWn/5b6Q/fvrXfRlqJmfSnKAz5NUPW66VlUPPuDz9KcsGjNe e4+0+/lZPvyjS+JKrCs5edSqxLRVs11zwh5p6KRGKBr4U4LvWSvHHxtK3/zm5qH6plyvF6uWaeU JN4msemdBE2MTeVkW0M2aJk6pyPaBUHKmCnyP598qtqrUkUwGzCxrwc3fTfYxnCRMy4GNl/fjF/ WZeOG3UzCfnJoAfPnuCwcdzwi9gUfISMGAA+NjtRFCmxvodOxb7JCruI3uFZ6JcugQxLLpdJH3b b5tT6sa15LAmU+i09AAK+ENRc+2eGuWnR1zUsUzfURuzM97KoqxB4s9u6+iA7+UqiPuDrxJVJ1H vD3KD6LLphU00R4tbtxiQBzgFea/xJ8v28FuQlhi9toh8t08YVCDblo2FLQOyb8x7WpH8d8JSuz EADMYMmVLgbUYJVjDbexc= X-Google-Smtp-Source: AGHT+IGP1z5eL7MkRZMuT+/A4f802SQOHcacTCZ+7w4s9B7xrEEQz3dSr55JMvgGIquLZen+ZtXkxg== X-Received: by 2002:a05:6000:2909:b0:42b:40df:2337 with SMTP id ffacd0b85a97d-42cc1d0ce73mr3080145f8f.50.1763743764670; Fri, 21 Nov 2025 08:49:24 -0800 (PST) Received: from vingu-cube.. ([2a01:e0a:f:6020:803a:ae25:6381:a6fc]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-42cb7fb8ff3sm12938478f8f.29.2025.11.21.08.49.23 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 21 Nov 2025 08:49:23 -0800 (PST) From: Vincent Guittot To: chester62515@gmail.com, mbrugger@suse.com, ghennadi.procopciuc@oss.nxp.com, s32@nxp.com, bhelgaas@google.com, jingoohan1@gmail.com, lpieralisi@kernel.org, kwilczynski@kernel.org, mani@kernel.org, robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, Ionut.Vicovan@nxp.com, larisa.grigore@nxp.com, Ghennadi.Procopciuc@nxp.com, ciprianmarian.costea@nxp.com, bogdan.hamciuc@nxp.com, Frank.li@nxp.com, linux-arm-kernel@lists.infradead.org, linux-pci@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, imx@lists.linux.dev Cc: cassel@kernel.org Subject: [PATCH 2/4 v6] PCI: dw: Add more registers and bitfield definition Date: Fri, 21 Nov 2025 17:49:18 +0100 Message-ID: <20251121164920.2008569-3-vincent.guittot@linaro.org> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20251121164920.2008569-1-vincent.guittot@linaro.org> References: <20251121164920.2008569-1-vincent.guittot@linaro.org> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Add new registers and bitfield definition: - GEN3_RELATED_OFF_EQ_PHASE_2_3 field of GEN3_RELATED_OFF - 3 Coherency control registers Signed-off-by: Vincent Guittot Reviewed-by: Frank Li --- drivers/pci/controller/dwc/pcie-designware.h | 8 ++++++++ 1 file changed, 8 insertions(+) diff --git a/drivers/pci/controller/dwc/pcie-designware.h b/drivers/pci/con= troller/dwc/pcie-designware.h index e995f692a1ec..e60b77f1b5e6 100644 --- a/drivers/pci/controller/dwc/pcie-designware.h +++ b/drivers/pci/controller/dwc/pcie-designware.h @@ -121,6 +121,7 @@ =20 #define GEN3_RELATED_OFF 0x890 #define GEN3_RELATED_OFF_GEN3_ZRXDC_NONCOMPL BIT(0) +#define GEN3_RELATED_OFF_EQ_PHASE_2_3 BIT(9) #define GEN3_RELATED_OFF_RXEQ_RGRDLESS_RXTS BIT(13) #define GEN3_RELATED_OFF_GEN3_EQ_DISABLE BIT(16) #define GEN3_RELATED_OFF_RATE_SHADOW_SEL_SHIFT 24 @@ -138,6 +139,13 @@ #define GEN3_EQ_FMDC_MAX_PRE_CURSOR_DELTA GENMASK(13, 10) #define GEN3_EQ_FMDC_MAX_POST_CURSOR_DELTA GENMASK(17, 14) =20 +#define COHERENCY_CONTROL_1_OFF 0x8E0 +#define CFG_MEMTYPE_BOUNDARY_LOW_ADDR_MASK GENMASK(31, 2) +#define CFG_MEMTYPE_VALUE BIT(0) + +#define COHERENCY_CONTROL_2_OFF 0x8E4 +#define COHERENCY_CONTROL_3_OFF 0x8E8 + #define PCIE_PORT_MULTI_LANE_CTRL 0x8C0 #define PORT_MLTI_UPCFG_SUPPORT BIT(7) =20 --=20 2.43.0