From nobody Tue Dec 2 01:36:23 2025 Received: from mail-wm1-f50.google.com (mail-wm1-f50.google.com [209.85.128.50]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 17DDD2F1FCB for ; Fri, 21 Nov 2025 16:49:24 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.50 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1763743767; cv=none; b=ApfNIv2jO2rGxdLNZkm6ywXE+ylZLinRcoYx9fGR1IdQnjeh2+IeYiU1cgK2qEi+jZYrj3/Tw91eTAnYVgHY4XfFYWfBX+89PGSVsXz9Qhe+Yl9jfoRUFT0A+y78UYPY1Rd+l9blczbxc3xj6iptMLtCqqSdBNKtWblL0geGpZI= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1763743767; c=relaxed/simple; bh=LwWTZn9G4hy02sLAgSOfSCz7oCKcDzwyTL4UJEUsAVY=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=m5MuCOND510VGJwjSPVmNd/SYvJYk1d63cpaQ+tvk3jS7UmQPBq8AjTvyN14gurZOB41fA03qMKVPRMgQ7TCOmraGPtLhKKgVY6PNsNIhFioL5hwYSN8FLSJHUfyhcrzOs1b5Lg1OKC/tLLYYVMdHrPbqmR0tE8sAI8McPWFduQ= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=QtdwJNYs; arc=none smtp.client-ip=209.85.128.50 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="QtdwJNYs" Received: by mail-wm1-f50.google.com with SMTP id 5b1f17b1804b1-477a1c28778so25520035e9.3 for ; Fri, 21 Nov 2025 08:49:24 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1763743763; x=1764348563; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=3wYeT/h/1x9MvlSpVGuLkmVdHMW20C6ijQ2jijWX0wk=; b=QtdwJNYsP/f9aau/Cmz/qiQBeqyNsrYH3XYQwhQsu4eBJmcHoGoT+ICCHW4OyejRvH TTl1y78bvrRxNLvCy4WDRWJcGygi+SIn2NtoD7fnfsdHS2g5Nwcmd41RhXC0vlm/Jotx QGU5KCxsQ5u4QZ/Wget9AMuMX0YyNnSNpxW9XfqfpNQJ1DWdvJbHtb+UYvbGxbCTKQqf IHh5WRirb7bFhy90AvrEzvSDFCtVatJObKUkHyZODm0gqpCr3YulY6/CYqHkRrkXRsiJ gLJmX38z8UMOjxHFY3KQYltUe/UnKzCShrKw7pQsn23puwmbz4mvtwt4DtbSMxDZ8gML +JoA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1763743763; x=1764348563; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=3wYeT/h/1x9MvlSpVGuLkmVdHMW20C6ijQ2jijWX0wk=; b=Aq3Iee4meRCfIGLx6EJrS42KX6XywL9T2hWEk4dVq9MKyvWGOirH/75YHEAdBvOxRg PHNvY053ut3KexL0sADO66o5RqQ/9oNm+PEoFJJ/XEl8Z6O4JUvRYbCMeXIovHBC1DAW EFSuuEp0k3Yxbz/wURO1Gy/XFujCASW1h1OSJJYk5Y6W53agz6q2pzw4Efi6QzQTn0Eu szCHqAYzh6kY5m7FgOupCIvo4vJMe7797LFXwBjGKj2Pp7XYw62ok1jgdX2fPisaUTV2 vO0PjcI3ZOKbxQeKEyzZUGb1wqZzptbuIImnwyO/Hs1WCKUIFVzSbpeGTpae4dU+YKuk 2lRQ== X-Forwarded-Encrypted: i=1; AJvYcCWXksP8hJWFbgHBk74v1OQFwncoIZQyN0tqADAIDT05tKo/g4c/5swsUbUoo+qtda9BDy4Ecz2gYY5cCUg=@vger.kernel.org X-Gm-Message-State: AOJu0YwrIsiFSAlJ5ov9jbIiWzt89ZGo5oIRaDSwVWO3mm8TtPlRyAJ/ NG0TojTbeW6yGH8Iz+9lcEMhGlLQSRdgst7LTn8x6ZQR/mb8P1j2/I28+scoBPSefWo= X-Gm-Gg: ASbGncurXuC0iWIOIVDoo52mpt6Xjms3LIrDpCfJw5PzNHGyzifgzP8ibEbqHTAcpgJ 8yoW3/6YWh8c87XxoqzNqqCaAt2MOIU+gEv2leKTlVntS0goZ5J9gWd5ZGVEm9WkHPuPDvG27Yz KEGwiYjY2VOs4MPWqxzGxlDu5Ysrydw/sggxg1+4YiadDndaMlG9a3Cc00aWMC2Vk+ydjj4bTBa Da2xyF1XKdf2rRL+l1UOvja8/XwWari5o2hpuw748R3dP3DKXbFEvuYqy8V6ZNmvbt1QIPIZ/lR M1pvUNQfknU/BTH+mmRw3hUCSFnmWBYgdQ6geagAxoNPSNKAhpE7P1kmZh30BA296jrE4enrycX zlImmGdmVAzfawowyKcdSWtlE7DSEJXrSREwmlXIdN6+JLd0fE11sYTQCUIFcH9IYTTUbmcCmZ0 7VIUx5EZG92xhNbc0J578= X-Google-Smtp-Source: AGHT+IFTupEu7tQpaQcTp870nPjmfycov+d3eXmWpJglnNMzrHGGv2NoyhiwOnsqNMvhjJuRWF90yg== X-Received: by 2002:a05:6000:290a:b0:429:d3e9:667 with SMTP id ffacd0b85a97d-42cc1ce47b9mr2775128f8f.18.1763743763176; Fri, 21 Nov 2025 08:49:23 -0800 (PST) Received: from vingu-cube.. ([2a01:e0a:f:6020:803a:ae25:6381:a6fc]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-42cb7fb8ff3sm12938478f8f.29.2025.11.21.08.49.21 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 21 Nov 2025 08:49:22 -0800 (PST) From: Vincent Guittot To: chester62515@gmail.com, mbrugger@suse.com, ghennadi.procopciuc@oss.nxp.com, s32@nxp.com, bhelgaas@google.com, jingoohan1@gmail.com, lpieralisi@kernel.org, kwilczynski@kernel.org, mani@kernel.org, robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, Ionut.Vicovan@nxp.com, larisa.grigore@nxp.com, Ghennadi.Procopciuc@nxp.com, ciprianmarian.costea@nxp.com, bogdan.hamciuc@nxp.com, Frank.li@nxp.com, linux-arm-kernel@lists.infradead.org, linux-pci@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, imx@lists.linux.dev Cc: cassel@kernel.org Subject: [PATCH 1/4 v6] dt-bindings: PCI: s32g: Add NXP PCIe controller Date: Fri, 21 Nov 2025 17:49:17 +0100 Message-ID: <20251121164920.2008569-2-vincent.guittot@linaro.org> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20251121164920.2008569-1-vincent.guittot@linaro.org> References: <20251121164920.2008569-1-vincent.guittot@linaro.org> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Describe the PCIe host controller available on the S32G platforms. Co-developed-by: Ionut Vicovan Signed-off-by: Ionut Vicovan Co-developed-by: Bogdan-Gabriel Roman Signed-off-by: Bogdan-Gabriel Roman Co-developed-by: Larisa Grigore Signed-off-by: Larisa Grigore Co-developed-by: Ghennadi Procopciuc Signed-off-by: Ghennadi Procopciuc Co-developed-by: Ciprian Marian Costea Signed-off-by: Ciprian Marian Costea Co-developed-by: Bogdan Hamciuc Signed-off-by: Bogdan Hamciuc Signed-off-by: Vincent Guittot Reviewed-by: Frank Li Reviewed-by: Manivannan Sadhasivam Reviewed-by: Rob Herring (Arm) --- .../bindings/pci/nxp,s32g-pcie.yaml | 130 ++++++++++++++++++ 1 file changed, 130 insertions(+) create mode 100644 Documentation/devicetree/bindings/pci/nxp,s32g-pcie.yaml diff --git a/Documentation/devicetree/bindings/pci/nxp,s32g-pcie.yaml b/Doc= umentation/devicetree/bindings/pci/nxp,s32g-pcie.yaml new file mode 100644 index 000000000000..66a050028278 --- /dev/null +++ b/Documentation/devicetree/bindings/pci/nxp,s32g-pcie.yaml @@ -0,0 +1,130 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/pci/nxp,s32g-pcie.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: NXP S32G2xxx/S32G3xxx PCIe Root Complex controller + +maintainers: + - Bogdan Hamciuc + - Ionut Vicovan + +description: + This PCIe controller is based on the Synopsys DesignWare PCIe IP. + The S32G SoC family has two PCIe controllers, which can be configured as + either Root Complex or Endpoint. + +properties: + compatible: + oneOf: + - enum: + - nxp,s32g2-pcie + - items: + - const: nxp,s32g3-pcie + - const: nxp,s32g2-pcie + + reg: + maxItems: 6 + + reg-names: + items: + - const: dbi + - const: dbi2 + - const: atu + - const: dma + - const: ctrl + - const: config + + interrupts: + minItems: 1 + maxItems: 2 + + interrupt-names: + items: + - const: msi + - const: dma + minItems: 1 + + pcie@0: + description: + Describe the S32G Root Port. + type: object + $ref: /schemas/pci/pci-pci-bridge.yaml# + + properties: + reg: + maxItems: 1 + + phys: + maxItems: 1 + + required: + - reg + - phys + + unevaluatedProperties: false + +required: + - compatible + - reg + - reg-names + - interrupts + - interrupt-names + - ranges + - pcie@0 + +allOf: + - $ref: /schemas/pci/snps,dw-pcie.yaml# + +unevaluatedProperties: false + +examples: + - | + #include + #include + + bus { + #address-cells =3D <2>; + #size-cells =3D <2>; + + pcie@40400000 { + compatible =3D "nxp,s32g3-pcie", "nxp,s32g2-pcie"; + reg =3D <0x00 0x40400000 0x0 0x00001000>, /* dbi registers */ + <0x00 0x40420000 0x0 0x00001000>, /* dbi2 registers */ + <0x00 0x40460000 0x0 0x00001000>, /* atu registers */ + <0x00 0x40470000 0x0 0x00001000>, /* dma registers */ + <0x00 0x40481000 0x0 0x000000f8>, /* ctrl registers */ + <0x5f 0xffffe000 0x0 0x00002000>; /* config space */ + reg-names =3D "dbi", "dbi2", "atu", "dma", "ctrl", "config"; + dma-coherent; + #address-cells =3D <3>; + #size-cells =3D <2>; + device_type =3D "pci"; + ranges =3D + <0x01000000 0x0 0x00000000 0x5f 0xfffe0000 0x0 0x0001= 0000>, + <0x02000000 0x0 0x00000000 0x58 0x00000000 0x0 0x8000= 0000>, + <0x02000000 0x1 0x00000000 0x59 0x00000000 0x6 0xfffe= 0000>; + + bus-range =3D <0x0 0xff>; + interrupts =3D , + ; + interrupt-names =3D "msi", "dma"; + #interrupt-cells =3D <1>; + interrupt-map-mask =3D <0 0 0 0x7>; + interrupt-map =3D <0 0 0 1 &gic 0 0 GIC_SPI 128 IRQ_TYPE_LEVEL= _HIGH>, + <0 0 0 2 &gic 0 0 GIC_SPI 129 IRQ_TYPE_LEVEL_H= IGH>, + <0 0 0 3 &gic 0 0 GIC_SPI 130 IRQ_TYPE_LEVEL_H= IGH>, + <0 0 0 4 &gic 0 0 GIC_SPI 131 IRQ_TYPE_LEVEL_H= IGH>; + + pcie@0 { + reg =3D <0x0 0x0 0x0 0x0 0x0>; + #address-cells =3D <3>; + #size-cells =3D <2>; + ranges; + + device_type =3D "pci"; + phys =3D <&serdes0 PHY_TYPE_PCIE 0 0>; + }; + }; + }; --=20 2.43.0