From nobody Tue Dec 2 02:04:30 2025 Received: from mail-wm1-f49.google.com (mail-wm1-f49.google.com [209.85.128.49]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 626FE34CFD3 for ; Fri, 21 Nov 2025 11:36:12 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.49 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1763724974; cv=none; b=WSCeM6G8K+kg3Eur/w5qycmpF+OFGld00xfz9foxETxvqdDnfOhDwNi+qryh3dfEULUBgWMlpLOdVWkOvQqAq5ve2okwZtbyAywFTEIofPC5qU6EGf0PvIfXqt++DrpZXGRfnbRB5/yvgQ6B8dYOtBd7ISEvoeDp7ZW5zUy4rrQ= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1763724974; c=relaxed/simple; bh=xi4sh3FWtiB0LYCCMtopckE7TQGE1bfmOXtNGBBIM70=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=KoJz1ljfmcKWVi92F8N65vlxKGniH/VwvSSLXgDL6afQwbuSGdpVjkljtN9CQE4usZwY6rpyaz18On5NssWRZuc21QqBfNY5m9PA1bs3LY8kwR+dTchZds8KMcT4QntPrFvCNEKc0uJBO3GW+u8HKHv7Yl044jRBrcy8D360qNc= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=VS1Avchq; arc=none smtp.client-ip=209.85.128.49 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="VS1Avchq" Received: by mail-wm1-f49.google.com with SMTP id 5b1f17b1804b1-4779a4fc95aso20115955e9.1 for ; Fri, 21 Nov 2025 03:36:12 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1763724970; x=1764329770; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=N9sEYxfIc+hTJanUfmeG/Zn1IoRVtGcDqfv+PR900MI=; b=VS1AvchqQM6J69U0zX5vkoTP13ntQUlAasyJxogHtph7oIuVka4FkL8UyHa9RljRVZ fG8Ex0BOHTRBamWv9NJSaHqaYETEArxH1Gpu5IofTZbe8pSJF3/P1zhsFMRAkreAM5ut RB3Yu02HQR0qwqkS7faVf+yneoJDXV9dnPzOBQ9HbAmTrGYmmR47HCsU2f8Bo6o17b3m bJl0L4MwlOgo+PCRh5K4SMJ5BDCTOprlz6JBQuBRkj4tuntCPmHXReaC6MZ4h4hhss8x ls7fS3Pp9UQpCjG/BBt3ivIL1XqtvNMw3OdWMg31f1xfnWrMuB4QpwjvzWcNf9aYNTpY Ny6w== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1763724970; x=1764329770; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=N9sEYxfIc+hTJanUfmeG/Zn1IoRVtGcDqfv+PR900MI=; b=o+YIYUPtsE5Vqt4qEpPTTI8TfWZiPkSx7Vl0mh6UdRzasldvq+IOVTB5w6X8IVZ5/z 3Kec6UG46HxD1nlF4qD+Rg9EynnKbw8XJirO3gya+Mxlei8h5dTvJdzoDDaooCqGkNgM ybAKBVcOJqxEVaUlfZajF3BoFsAXQjw2LMngd7PnRqOsLsuQtyHcA1V7Y3JcyHcZiEpI XksnlYk5XJCUZ4H7Wh1dmHjpZsf68e64xwgh8KuuQqP7Ohi9tvoFbbDeFUIbfJIMYkom 3Ox5gs6sOL4Rf7NlLlxnnpo0cnHgKknMdyFHvHVtQx+RHpi7dcj9s9RNjxdZ0mMmepsZ duLQ== X-Forwarded-Encrypted: i=1; AJvYcCVh2nwqu5sQ18q9Ucm3Vw4arLTzX4Tn/sUt1UBNnr+4wiQ7i5/KkgaRSNrpgHvfuPXLxKFZKaOwBgr1MQc=@vger.kernel.org X-Gm-Message-State: AOJu0YzxOzga9dUbPzK429RnspnKre906yL1ug35Z3ljtDmJOk9vp/PN sKVpijWGl7S6br8rkjftFqCDAWoVYg9eaTz491OWYreqxpysO3nwqRQ6 X-Gm-Gg: ASbGncuhLV1yKgO6O+ielscggCn6kQxkX37c165UMP7QfJELwHRX9Ea2l1tCu9qWBxt xhQ3mWVx8B4gfmIXMwl2kq2RZLGE1N+3sy2y9V4jerRt5lEGhh9lDitekKySo0FTn1TTx/p+O5I aLflZbqLwGq/Q2SyaLhrnGHPWrIagzAkPBSRJTwWflQi4Q6O7QUk5LTDMGXCF+v7+1tn4DeDctt /QVen99xhGnbso6r/ibZjzIyNUg2m7087Kfm+6iEGJVV3U3+c/hlT1roZ6fBpmK/iBrn1mekQ6/ xTewxtUFv8EW/xBdtjb8n6svj7nPDsTLinERJo7T+XKNoSj7h82Pl4qRJRjdszfAZd/VYoGDqs3 7eB26XiqxGIFgWy8l37DWBCUJk5kHd3OlUV11CJR3KeKY+N9ZrrNRiBNud6DTRwgcA+jGk2suv1 sSpOaU6ORzyXL324je77Wo4UDSKQd4fWLapAE= X-Google-Smtp-Source: AGHT+IG8sodXE9jGGGGmRK8fUP5qopeWa6ybgnzrniJ/tIyx/pp8y+wH2VWEpAL/y76pv8RXGMAlww== X-Received: by 2002:a05:600c:1e89:b0:477:a1bb:c58e with SMTP id 5b1f17b1804b1-477c04cfddcmr23130495e9.7.1763724970251; Fri, 21 Nov 2025 03:36:10 -0800 (PST) Received: from iku.Home ([2a06:5906:61b:2d00:9cce:8ab9:bc72:76cd]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-477bf3558d5sm38732465e9.1.2025.11.21.03.36.09 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 21 Nov 2025 03:36:09 -0800 (PST) From: Prabhakar X-Google-Original-From: Prabhakar To: =?UTF-8?q?Cl=C3=A9ment=20L=C3=A9ger?= , Andrew Lunn , Vladimir Oltean , "David S. Miller" , Eric Dumazet , Jakub Kicinski , Paolo Abeni , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Simon Horman , Philipp Zabel , Russell King , Geert Uytterhoeven , Magnus Damm Cc: linux-renesas-soc@vger.kernel.org, netdev@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Prabhakar , Biju Das , Fabrizio Castro , Lad Prabhakar Subject: [PATCH net-next 06/11] net: dsa: rzn1-a5psw: Add support for optional timestamp clock Date: Fri, 21 Nov 2025 11:35:32 +0000 Message-ID: <20251121113553.2955854-7-prabhakar.mahadev-lad.rj@bp.renesas.com> X-Mailer: git-send-email 2.52.0 In-Reply-To: <20251121113553.2955854-1-prabhakar.mahadev-lad.rj@bp.renesas.com> References: <20251121113553.2955854-1-prabhakar.mahadev-lad.rj@bp.renesas.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Lad Prabhakar Add support for an optional "ts" (timestamp) clock to the RZN1 A5PSW driver. Some SoC variants provide a dedicated clock source for timestamping or time synchronization features within the Ethernet switch IP. Request and enable this clock during probe if defined in the device tree. If the clock is not present, the driver continues to operate normally. This change prepares the driver for Renesas RZ/T2H and RZ/N2H SoCs, where the Ethernet switch includes a timestamp clock input. Signed-off-by: Lad Prabhakar --- drivers/net/dsa/rzn1_a5psw.c | 7 +++++++ drivers/net/dsa/rzn1_a5psw.h | 2 ++ 2 files changed, 9 insertions(+) diff --git a/drivers/net/dsa/rzn1_a5psw.c b/drivers/net/dsa/rzn1_a5psw.c index 7b84585a5415..99098bc06efe 100644 --- a/drivers/net/dsa/rzn1_a5psw.c +++ b/drivers/net/dsa/rzn1_a5psw.c @@ -1243,6 +1243,13 @@ static int a5psw_probe(struct platform_device *pdev) goto free_pcs; } =20 + a5psw->ts =3D devm_clk_get_optional_enabled(dev, "ts"); + if (IS_ERR(a5psw->ts)) { + dev_err(dev, "failed get ts clock\n"); + ret =3D PTR_ERR(a5psw->ts); + goto free_pcs; + } + reset =3D devm_reset_control_get_optional_exclusive_deasserted(dev, NULL); if (IS_ERR(reset)) { ret =3D PTR_ERR(reset); diff --git a/drivers/net/dsa/rzn1_a5psw.h b/drivers/net/dsa/rzn1_a5psw.h index d54acedac194..81be30d6c55f 100644 --- a/drivers/net/dsa/rzn1_a5psw.h +++ b/drivers/net/dsa/rzn1_a5psw.h @@ -236,6 +236,7 @@ union lk_data { * @base: Base address of the switch * @hclk: hclk_switch clock * @clk: clk_switch clock + * @ts: Timestamp clock * @dev: Device associated to the switch * @mii_bus: MDIO bus struct * @mdio_freq: MDIO bus frequency requested @@ -251,6 +252,7 @@ struct a5psw { void __iomem *base; struct clk *hclk; struct clk *clk; + struct clk *ts; struct device *dev; struct mii_bus *mii_bus; struct phylink_pcs *pcs[A5PSW_PORTS_NUM - 1]; --=20 2.52.0