From nobody Tue Dec 2 02:03:04 2025 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id E0C6434C9A6 for ; Fri, 21 Nov 2025 11:02:09 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1763722931; cv=none; b=FOSUCyTOh30Fv1hQxMDywVo/Pg9TmwZC8pnnJKo4iVSnZRJmK6htfV/89X2qyXZdlsM+jK2yqWyi2ol6RzcAyIQuMTlI9+E3yOvf1DHcAh2HaRxL2Y7hHW9FV6j45Lf+9wsEW7xZ+AmcWGYKTyGRyeLG3VL56TWDwtkoD8+qIQA= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1763722931; c=relaxed/simple; bh=WWOhgu+15cNgL+gz2TfzhH1wjXOgU6AXMCE0AZOZb5w=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=Vq7nDpkkFeTh4l4egFgzK6fovSCNEJGz2GKNQ2C0ASl80qJ5Tdmz70lMXANvEnf7m61WB1cDkqa3NIWOKJ+qGEqnQZ4Ls0TGL6P1SxcnRnnE0iMfHLsSUwEuSdwi919QNaSYkHNKz3TcRfDOWVu3DaLO/7hZmv116UoVlKlT+Yo= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=epVQvIcG; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=Nws86s/W; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="epVQvIcG"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="Nws86s/W" Received: from pps.filterd (m0279862.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 5AL5SHJj2757289 for ; Fri, 21 Nov 2025 11:02:09 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= HXAFQ6vcXOpUfeBjvRMj2UfNd+ePc1XpZL5gXuKOA7s=; b=epVQvIcGO6h/yhYU ojnbgwtCn9rSR4Li+wSTDYHbC1gkgzY1xZwXlK4Hz/Vzb9vRhY1bsYzjUygL55CI RFCjZt9uEaiYSjDzCmPqhZCZZuQL0eh8PXzqnUJAmJHUEbGBsig83AqmSlui3oSZ iHFYi5gWpqUmQ8RRjeSKE0Dwq44e2F3c9DeA1wFITAxHMKuPUsBLXb9rFFzs8FIp UN3AypI4cb3+/OJtGWRnrnkLPv4POAkGH3sLSSKiVguX/skipJOzBsnQx4j262Nz UCu97lfulviFAxoKlZ3j00qKJeKLQfuZR8fuyZCMKu6vi8PtfFo+tgV4/Ku0S0Sc 8B8zzQ== Received: from mail-pj1-f71.google.com (mail-pj1-f71.google.com [209.85.216.71]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4ajhy615bu-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Fri, 21 Nov 2025 11:02:08 +0000 (GMT) Received: by mail-pj1-f71.google.com with SMTP id 98e67ed59e1d1-3438744f12fso5664072a91.2 for ; Fri, 21 Nov 2025 03:02:08 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1763722928; x=1764327728; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=HXAFQ6vcXOpUfeBjvRMj2UfNd+ePc1XpZL5gXuKOA7s=; b=Nws86s/WrT6Fa5tNHNbd4Gy3h0GB+uVr92KTXPodgMmSSAox32mKRbFyex1IbJOy/g bwB6DuaTYIEidYh1MtvHArylYn7VvsLpzgUGU7/8WaAKOaubyVQVCyDmltDEYOi2Tk6J UBNF2CTSiUIUGA+hwf6To0uYub0Q/5bOJT4sOwIDV7zJdUQdLF4mkWm2kxHlfzpjZole e8xcOAN2Ga37DjALveCMAiQukG5pdI/sJI9/V1HUHNVOoy/z7Ly+I8x7WTHyOLNZcDy2 7vaTWNWwMx09C4YDBNyhUaji+mHXodpAX2yc+/3QSiXJPLPxPij0lfr3uqF9ileKae5z VEyQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1763722928; x=1764327728; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=HXAFQ6vcXOpUfeBjvRMj2UfNd+ePc1XpZL5gXuKOA7s=; b=WTXfzE0fmjf/bIy+172GckuV4zLCTJlx2x822sCEVmtdhPwo5JGeiQv71xzbLHAwCW crcIbjPzlQyhI4yB8TAmmVxAm86vi44wbAbBV+xDZxhHnPCFD7DmMqiz3azayhjHpsb6 t/3IlTHoEZbJ9z1xf8dhxbZpgvnvB3/sBrmu7l99Pd7ZjvxqP13M3yGWyIMGZpkkJdMr ENuN8S96pVKZuzydBu4PGoZXPFgnGV8EbMX8aQC035AMYhGxvG+/ikvOFOA+MhKjeKjq zMULujC0yCl5WD7RZpLeRb5u21iC8oeehRbtT5NmtQrCG1yUNhz5oG577A6aWR5uvzwc JOyA== X-Forwarded-Encrypted: i=1; AJvYcCXEC6fc+feayGQ/lgHBk0uectgbEE7rrTyc/hPwD0T6UCcvOHZJO1NVyGOFbyMlaWSF21aeDVIRZIGbuwU=@vger.kernel.org X-Gm-Message-State: AOJu0YwGFJuCv/ubkoN/h1FP6QT2MeKHuspgCMIHuF5UDjqiV7DmHuPq CLz2c2ReN1xn7H/HJ+xPnnl1mcWRy0BUd2DArX2XHfWbMs2IF3yDgVdBncFgoaNlt++f0ygDPOJ kwKyEP9AB300c82FofywHK/oG/kiAQ7LCZSmdqLTehX+HXbQ5JkP+cNmtVdYqsLN6ar0= X-Gm-Gg: ASbGncsny30E9Myf1a30y6ZRmOC2SfE+gGBnI3CY0c05Ozz6mJpBaaxJxpBJUrSfO+z oR6wyA1kApmY+jA+NSHnBajvqjI/BGsO/uXZ9gzsBo2pDwyskeAKF4gbscmQdd2Ud+XCzLj6JoQ KDkUlvDqxR3wpMGSbEYHXaq/AusNuyDRLHScGgwoWFnW+xeGmRIJOxMm2fFVNOOVjKtcDN4wQI1 03nFDPmyfvHYQXQSJOkS+PTAHKRcHH4nE2PYlgbrwnLqOB3LVJdRXggkXPv9E1vBXPHdopRjkOD stYvA0jwJZcgmzF07dekr7Xt6ANol8LBj+YALlZWC7QmUCmOfIIbOu2l+aAjYApQxqxWYyBjf8/ h7QOkmXjgo0QHW6rOJ0V94KnkL50kVO4RXV6d X-Received: by 2002:a17:90b:2b8c:b0:340:cb18:922 with SMTP id 98e67ed59e1d1-34733e794e0mr2681460a91.14.1763722927836; Fri, 21 Nov 2025 03:02:07 -0800 (PST) X-Google-Smtp-Source: AGHT+IHH/wWdGg+S/9wqhUP617bIhp/9ZyuuJbpQ9d3RLQMXrEEckDyKTEBzOwXL2FgEymyJI7CBxw== X-Received: by 2002:a17:90b:2b8c:b0:340:cb18:922 with SMTP id 98e67ed59e1d1-34733e794e0mr2681401a91.14.1763722927040; Fri, 21 Nov 2025 03:02:07 -0800 (PST) Received: from hu-mojha-hyd.qualcomm.com ([202.46.23.25]) by smtp.gmail.com with ESMTPSA id 98e67ed59e1d1-34727d5208csm5191165a91.15.2025.11.21.03.02.03 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 21 Nov 2025 03:02:06 -0800 (PST) From: Mukesh Ojha Date: Fri, 21 Nov 2025 16:31:13 +0530 Subject: [PATCH v8 11/14] firmware: qcom_scm: Add qcom_scm_pas_get_rsc_table() to get resource table Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20251121-kvm_rproc_v8-v8-11-8e8e9fb0eca0@oss.qualcomm.com> References: <20251121-kvm_rproc_v8-v8-0-8e8e9fb0eca0@oss.qualcomm.com> In-Reply-To: <20251121-kvm_rproc_v8-v8-0-8e8e9fb0eca0@oss.qualcomm.com> To: Bjorn Andersson , Mathieu Poirier , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Manivannan Sadhasivam , Konrad Dybcio Cc: linux-arm-msm@vger.kernel.org, linux-remoteproc@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Mukesh Ojha X-Mailer: b4 0.14-dev-f7c49 X-Developer-Signature: v=1; a=ed25519-sha256; t=1763722879; l=9190; i=mukesh.ojha@oss.qualcomm.com; s=20250708; h=from:subject:message-id; bh=WWOhgu+15cNgL+gz2TfzhH1wjXOgU6AXMCE0AZOZb5w=; b=iXGow2RnQMWDX58PYo9RNlYKnazWr/PM0U7m/laZerfZ2gZxJ7Kf1RDHdipvAfEuzlm60gPr5 IEhVetEMFd3BYHS71gevEZVzACGND3zaLH9DV6kWKygq3YfXS9j36ns X-Developer-Key: i=mukesh.ojha@oss.qualcomm.com; a=ed25519; pk=eX8dr/7d4HJz/HEXZIpe3c+Ukopa/wZmxH+5YV3gdNc= X-Authority-Analysis: v=2.4 cv=Lb0xKzfi c=1 sm=1 tr=0 ts=692046b0 cx=c_pps a=UNFcQwm+pnOIJct1K4W+Mw==:117 a=ZePRamnt/+rB5gQjfz0u9A==:17 a=IkcTkHD0fZMA:10 a=6UeiqGixMTsA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=EUspDBNiAAAA:8 a=KFEUUOXM5gBsW3BA6b4A:9 a=QEXdDO2ut3YA:10 a=uKXjsCUrEbL0IQVhDsJ9:22 X-Proofpoint-ORIG-GUID: _Gi_ka8xMd8E_S7FtVd75T5_1lqlMUqo X-Proofpoint-GUID: _Gi_ka8xMd8E_S7FtVd75T5_1lqlMUqo X-Proofpoint-Spam-Details-Enc: AW1haW4tMjUxMTIxMDA4NCBTYWx0ZWRfX5NVUTQci9qxe RTUaFkNI8aoYrp8Q0oFANM09AAoszmFelVImGz3CumN4i886sbWhh6680aaJuCEZ+eeb/+X4EhA NOXJ+/SUg+lS9VwJReKcCQaqdfCdmtc76bJ/HBKB4I7Pm7OHH8EqwF+oJ0bNcxQPpV+2tXNAujB 7m7ZDXDUQPOjN5P2xM4hpwn7xWn4nShDNIwSXM15ywaXimp/i5KP0o6lE1VNq7/7+9J7Qvnay7U 61YQCOPoouQKrKy8lpgmy7hsOdeC59ETcz/WOhAaVBtBE+lun2Uq6Fseo8gueTe9ppRhj+gT42f aePVnA7rsKXoujZN35C8qqFWVmTd7LVI/BMrRJW7mAz6TayWaYFP8IuP7/z3uuYajMboaLhcfjT v8LUuzQ2LMfoS4W7pULFENAyybj96w== X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1121,Hydra:6.1.9,FMLib:17.12.100.49 definitions=2025-11-21_03,2025-11-20_01,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 priorityscore=1501 spamscore=0 impostorscore=0 clxscore=1015 malwarescore=0 lowpriorityscore=0 suspectscore=0 adultscore=0 bulkscore=0 phishscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2510240001 definitions=main-2511210084 Qualcomm remote processor may rely on Static and Dynamic resources for it to be functional. Static resources are fixed like for example, memory-mapped addresses required by the subsystem and dynamic resources, such as shared memory in DDR etc., are determined at runtime during the boot process. For most of the Qualcomm SoCs, when run with Gunyah or older QHEE hypervisor, all the resources whether it is static or dynamic, is managed by the hypervisor. Dynamic resources if it is present for a remote processor will always be coming from secure world via SMC call while static resources may be present in remote processor firmware binary or it may be coming qcom_scm_pas_get_rsc_table() SMC call along with dynamic resources. Some of the remote processor drivers, such as video, GPU, IPA, etc., do not check whether resources are present in their remote processor firmware binary. In such cases, the caller of this function should set input_rt and input_rt_size as NULL and zero respectively. Remoteproc framework has method to check whether firmware binary contain resources or not and they should be pass resource table pointer to input_rt and resource table size to input_rt_size and this will be forwarded to TrustZone for authentication. TrustZone will then append the dynamic resources and return the complete resource table in output_rt More about documentation on resource table format can be found in include/linux/remoteproc.h Signed-off-by: Mukesh Ojha --- drivers/firmware/qcom/qcom_scm.c | 158 +++++++++++++++++++++++++++++= ++++ drivers/firmware/qcom/qcom_scm.h | 1 + include/linux/firmware/qcom/qcom_scm.h | 4 + 3 files changed, 163 insertions(+) diff --git a/drivers/firmware/qcom/qcom_scm.c b/drivers/firmware/qcom/qcom_= scm.c index 84498d0d2f0c..c4420b79fb57 100644 --- a/drivers/firmware/qcom/qcom_scm.c +++ b/drivers/firmware/qcom/qcom_scm.c @@ -27,6 +27,7 @@ #include #include #include +#include #include #include =20 @@ -111,6 +112,10 @@ enum qcom_scm_qseecom_tz_cmd_info { QSEECOM_TZ_CMD_INFO_VERSION =3D 3, }; =20 +enum qcom_scm_rsctable_resp_type { + RSCTABLE_BUFFER_NOT_SUFFICIENT =3D 20, +}; + #define QSEECOM_MAX_APP_NAME_SIZE 64 #define SHMBRIDGE_RESULT_NOTSUPP 4 =20 @@ -766,6 +771,159 @@ int qcom_scm_pas_mem_setup(u32 pas_id, phys_addr_t ad= dr, phys_addr_t size) } EXPORT_SYMBOL_GPL(qcom_scm_pas_mem_setup); =20 +static int __qcom_scm_pas_get_rsc_table(u32 pas_id, void *input_rt, size_t= input_rt_size, + void **output_rt, size_t *output_rt_size) +{ + struct qcom_scm_desc desc =3D { + .svc =3D QCOM_SCM_SVC_PIL, + .cmd =3D QCOM_SCM_PIL_PAS_GET_RSCTABLE, + .arginfo =3D QCOM_SCM_ARGS(5, QCOM_SCM_VAL, QCOM_SCM_RO, QCOM_SCM_VAL, + QCOM_SCM_RW, QCOM_SCM_VAL), + .args[0] =3D pas_id, + .owner =3D ARM_SMCCC_OWNER_SIP, + }; + void *input_rt_buf, *output_rt_buf; + struct resource_table *rsc; + struct qcom_scm_res res; + int ret; + + ret =3D qcom_scm_clk_enable(); + if (ret) + return ret; + + ret =3D qcom_scm_bw_enable(); + if (ret) + goto disable_clk; + + /* + * TrustZone can not accept buffer as NULL value as argument Hence, + * we need to pass a input buffer indicating that subsystem firmware + * does not have resource table by filling resource table structure. + */ + if (!input_rt) + input_rt_size =3D sizeof(*rsc); + + input_rt_buf =3D qcom_tzmem_alloc(__scm->mempool, input_rt_size, GFP_KERN= EL); + if (!input_rt_buf) { + ret =3D -ENOMEM; + goto disable_scm_bw; + } + + if (!input_rt) { + rsc =3D input_rt_buf; + rsc->num =3D 0; + } else { + memcpy(input_rt_buf, input_rt, input_rt_size); + } + + output_rt_buf =3D qcom_tzmem_alloc(__scm->mempool, *output_rt_size, GFP_K= ERNEL); + if (!output_rt_buf) { + ret =3D -ENOMEM; + goto free_input_rt_buf; + } + + desc.args[1] =3D qcom_tzmem_to_phys(input_rt_buf); + desc.args[2] =3D input_rt_size; + desc.args[3] =3D qcom_tzmem_to_phys(output_rt_buf); + desc.args[4] =3D *output_rt_size; + + /* + * Whether SMC fail or pass, res.result[2] will hold actual resource table + * size. + * + * if passed 'output_rt_size' buffer size is not sufficient to hold the + * resource table TrustZone sends, response code in res.result[1] as + * RSCTABLE_BUFFER_NOT_SUFFICIENT so that caller can retry this SMC call = with + * output_rt buffer with res.result[2] size. + */ + ret =3D qcom_scm_call(__scm->dev, &desc, &res); + *output_rt_size =3D res.result[2]; + if (!ret) + memcpy(*output_rt, output_rt_buf, *output_rt_size); + + if (ret && res.result[1] =3D=3D RSCTABLE_BUFFER_NOT_SUFFICIENT) + ret =3D -EAGAIN; + + qcom_tzmem_free(output_rt_buf); + +free_input_rt_buf: + qcom_tzmem_free(input_rt_buf); + +disable_scm_bw: + qcom_scm_bw_disable(); + +disable_clk: + qcom_scm_clk_disable(); + + return ret ? : res.result[0]; +} + +/** + * qcom_scm_pas_get_rsc_table() - Retrieve the resource table in passed ou= tput buffer + * for a given peripheral. + * + * Qualcomm remote processor may rely on both static and dynamic resources= for + * its functionality. Static resources typically refer to memory-mapped ad= dresses + * required by the subsystem and are often embedded within the firmware bi= nary + * and dynamic resources, such as shared memory in DDR etc., are determine= d at + * runtime during the boot process. + * + * On Qualcomm Technologies devices, it's possible that static resources a= re not + * embedded in the firmware binary and instead are provided by TrustZone H= owever, + * dynamic resources are always expected to come from TrustZone. This indi= cates + * that for Qualcomm devices, all resources (static and dynamic) will be p= rovided + * by TrustZone via the SMC call. + * + * If the remote processor firmware binary does contain static resources, = they + * should be passed in input_rt. These will be forwarded to TrustZone for + * authentication. TrustZone will then append the dynamic resources and re= turn + * the complete resource table in output_rt. + * + * If the remote processor firmware binary does not include a resource tab= le, + * the caller of this function should set input_rt as NULL and input_rt_si= ze + * as zero respectively. + * + * More about documentation on resource table data structures can be found= in + * include/linux/remoteproc.h + * + * @ctx: PAS context + * @pas_id: peripheral authentication service id + * @input_rt: resource table buffer which is present in firmware bin= ary + * @input_rt_size: size of the resource table present in firmware binary + * @output_rt: buffer to which the both static and dynamic resources w= ill + * be returned. + * @output_rt_size: TrustZone expects caller should pass worst case size f= or + * the output_rt. + * + * Return: 0 on success and nonzero on failure. + * + * Upon successful return, output_rt will have the resource table and outp= ut_rt_size + * will have actual resource table size, + */ +int qcom_scm_pas_get_rsc_table(struct qcom_scm_pas_context *ctx, void *inp= ut_rt, + size_t input_rt_size, void **output_rt, + size_t *output_rt_size) +{ + unsigned int retry_num =3D 5; + int ret; + + do { + *output_rt =3D kzalloc(*output_rt_size, GFP_KERNEL); + if (!*output_rt) + return -ENOMEM; + + ret =3D __qcom_scm_pas_get_rsc_table(ctx->pas_id, input_rt, + input_rt_size, output_rt, + output_rt_size); + if (ret) + kfree(*output_rt); + + } while (ret =3D=3D -EAGAIN && --retry_num); + + return ret; +} +EXPORT_SYMBOL_GPL(qcom_scm_pas_get_rsc_table); + /** * qcom_scm_pas_auth_and_reset() - Authenticate the given peripheral firmw= are * and reset the remote processor diff --git a/drivers/firmware/qcom/qcom_scm.h b/drivers/firmware/qcom/qcom_= scm.h index a56c8212cc0c..50d87c628d78 100644 --- a/drivers/firmware/qcom/qcom_scm.h +++ b/drivers/firmware/qcom/qcom_scm.h @@ -105,6 +105,7 @@ int qcom_scm_shm_bridge_enable(struct device *scm_dev); #define QCOM_SCM_PIL_PAS_SHUTDOWN 0x06 #define QCOM_SCM_PIL_PAS_IS_SUPPORTED 0x07 #define QCOM_SCM_PIL_PAS_MSS_RESET 0x0a +#define QCOM_SCM_PIL_PAS_GET_RSCTABLE 0x21 =20 #define QCOM_SCM_SVC_IO 0x05 #define QCOM_SCM_IO_READ 0x01 diff --git a/include/linux/firmware/qcom/qcom_scm.h b/include/linux/firmwar= e/qcom/qcom_scm.h index ccb8b2e42237..814d40d64ab0 100644 --- a/include/linux/firmware/qcom/qcom_scm.h +++ b/include/linux/firmware/qcom/qcom_scm.h @@ -88,6 +88,10 @@ int qcom_scm_pas_mem_setup(u32 pas_id, phys_addr_t addr,= phys_addr_t size); int qcom_scm_pas_auth_and_reset(u32 pas_id); int qcom_scm_pas_shutdown(u32 pas_id); bool qcom_scm_pas_supported(u32 pas_id); +int qcom_scm_pas_get_rsc_table(struct qcom_scm_pas_context *ctx, void *inp= ut_rt, + size_t input_rt_size, void **output_rt, + size_t *output_rt_size); + int qcom_scm_pas_prepare_and_auth_reset(struct qcom_scm_pas_context *ctx); =20 int qcom_scm_io_readl(phys_addr_t addr, unsigned int *val); --=20 2.50.1