From nobody Tue Dec 2 02:06:02 2025 Received: from mail-pj1-f73.google.com (mail-pj1-f73.google.com [209.85.216.73]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id DA3F9368DFF for ; Thu, 20 Nov 2025 18:42:56 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.216.73 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1763664179; cv=none; b=Gz65deQ1L5NI/1gtaqulwsjGFn4D/yygR0EMk3vw875yF2msIZ6cWnlEH0ek/AwaeIenaArfT6yvsdwQvzDpg5ouIOHOqFjQRr8Kiz46g7uKXTlXpNVs/YE/X5QmMGjZHS+AxPmOVbaIF+ZNrFWLbh5opT/o5G2JNhyQG80GLRM= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1763664179; c=relaxed/simple; bh=CQ2TWS8aptGYMzzphALGKplU6Ms1bM5/JLx4uRHaTJY=; h=Date:In-Reply-To:Mime-Version:References:Message-ID:Subject:From: To:Cc:Content-Type; b=DO0DJ91fuQJmvBI6fd8f7EwjKWXvRHwr9+48Hosr7I+viB7eCDlQttrz8opujvSCwjXQ5EnpgU+cwWW5ZYmLXRKjnXMyWEjHRdS9ZwkxZdxpuoJAinmK4dElgUnmmd/UeMrl1GeOZrhWgkt3brbwIRlxrK5QpqDupolGmAZ23Xs= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=google.com; spf=pass smtp.mailfrom=flex--willmcvicker.bounces.google.com; dkim=pass (2048-bit key) header.d=google.com header.i=@google.com header.b=UKN/uUnB; arc=none smtp.client-ip=209.85.216.73 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=google.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=flex--willmcvicker.bounces.google.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=google.com header.i=@google.com header.b="UKN/uUnB" Received: by mail-pj1-f73.google.com with SMTP id 98e67ed59e1d1-341aec498fdso1593667a91.2 for ; Thu, 20 Nov 2025 10:42:56 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=20230601; t=1763664176; x=1764268976; darn=vger.kernel.org; h=cc:to:from:subject:message-id:references:mime-version:in-reply-to :date:from:to:cc:subject:date:message-id:reply-to; bh=HJIhZfmMqbO9mcnaTw+JwlxVWIorab3X8zBbkjMr7nk=; b=UKN/uUnBv+YKzBNhR5YGJV++6+94CovV03Voecj7DHZOJlmhoewRB34Ka9V9ndCAvH Mml/FzASmziEY1MldeaVExbOOiDyvZ5PH+MVmOdJeMWmJXFIPq7wlMlEzvlPzTGc0mzz KZ2XYJqSRchVY20+MiugC+SB1Mn2HyOsVdD/1DfKHYFDChmZRZG6X72DFkRSwuXTMKti /4pbBn9JUEKemQO29uAAbn130+D3yjctMsUN119zkHcXsdlEk65jxzwnNqUv4EvcRFid KfYPDm8HRlJbDtp2F1Qy1ZYOL2bFZrjR/uOWLnBO/P2QzI1DfqZNLgj8zdEp9B8eyr2U 4zVg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1763664176; x=1764268976; h=cc:to:from:subject:message-id:references:mime-version:in-reply-to :date:x-gm-message-state:from:to:cc:subject:date:message-id:reply-to; bh=HJIhZfmMqbO9mcnaTw+JwlxVWIorab3X8zBbkjMr7nk=; b=tEmzaRB0dRqZtXnHISqc6b7AKtYb8tVD802knubpIWZiNHM5S4EhBjr4x9WJnYx7Lo f+0ZFUr3fhYZ0+XfC4t9+/Bp2X1gazzJWmER5TGBZ1Db/Y24d7aIoURlEZ85dR9b6HlN YFPuDA5bmcxnBeIrzn/CurXRheOP6gExme/C7Ml/W6pmvZ499Wi2a7OqxeEXUyY0tGUI dA2hixWyrQ0ftScE7X83eHP3R3XP3prgiBMzMxli8fiB6kbfPUwtnvxCTmcTLUg/TagI yEw2AVX6kwKd4fq+FLVpCJqGGlTZGtkRbFjOfapl/Je1KGzTeid7H8f8+gyZohs+KlRF 7TVw== X-Forwarded-Encrypted: i=1; AJvYcCV1bAVy6bA7Bn+yDM4AtXeZhQfLUgPxI+99cJyEwRdrECvn/SC2coMIdAz4xXSLXiTuO1SeOPvasxUclpw=@vger.kernel.org X-Gm-Message-State: AOJu0YzP0oFNW97cuzojuNs4ort//jFJ0giSIAjg2q714fjSgVXHrAst iot3O08j6xo3XnLlxS3JWYM+llTK7dRWRz9uMKi1qIiwxUhSPjcvaEqmO4kTDnocdEGtljbyB1Q GeG1kXfMC+6WXdp1CLiMyKggYtYzO3A== X-Google-Smtp-Source: AGHT+IFl9fEZIqkiFghfs+vHISTz0rvAH1muHgcGsd/RNvOZgDkuVVLTz0XzwarjQHuZpL8REviNMoTiDtwcLfUWL4w= X-Received: from pjon18.prod.google.com ([2002:a17:90a:9292:b0:340:5073:f80f]) (user=willmcvicker job=prod-delivery.src-stubby-dispatcher) by 2002:a17:90b:4a44:b0:32c:2cd:4d67 with SMTP id 98e67ed59e1d1-3472a8fb8bamr3465095a91.13.1763664175778; Thu, 20 Nov 2025 10:42:55 -0800 (PST) Date: Thu, 20 Nov 2025 18:42:31 +0000 In-Reply-To: <20251120184242.1625820-1-willmcvicker@google.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: Mime-Version: 1.0 References: <20251120184242.1625820-1-willmcvicker@google.com> X-Mailer: git-send-email 2.52.0.rc2.455.g230fcf2819-goog Message-ID: <20251120184242.1625820-4-willmcvicker@google.com> Subject: [PATCH v6 3/6] clocksource/drivers/exynos_mct: Set percpu local timer interrupts for ARM64 From: Will McVicker To: Russell King , Catalin Marinas , Will Deacon , Daniel Lezcano , Thomas Gleixner , Krzysztof Kozlowski , Alim Akhtar Cc: Will McVicker , Donghoon Yu , Hosung Kim , Rob Herring , John Stultz , Youngmin Nam , Peter Griffin , Tudor Ambarus , "=?UTF-8?q?Andr=C3=A9=20Draszik?=" , Conor Dooley , Marek Szyprowski , linux-samsung-soc@vger.kernel.org, kernel-team@android.com, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Hosung Kim To allow the CPU to handle it's own clock events, we need to set the IRQF_PERCPU flag. This prevents the local timer interrupts from migrating to other CPUs. This is only supported on ARM64. Signed-off-by: Hosung Kim [Original commit from https://android.googlesource.com/kernel/gs/+/03267fad= 19f093bac979ca78309483e9eb3a8d16] Reviewed-by: Peter Griffin Reviewed-by: Youngmin Nam Tested-by: Youngmin Nam Suggested-by: Marek Szyprowski Link: https://lore.kernel.org/all/20250827102645.1964659-1-m.szyprowski@sam= sung.com/ Signed-off-by: Will McVicker --- drivers/clocksource/exynos_mct.c | 4 +++- 1 file changed, 3 insertions(+), 1 deletion(-) diff --git a/drivers/clocksource/exynos_mct.c b/drivers/clocksource/exynos_= mct.c index 96361d5dc57d..1429b9d03a58 100644 --- a/drivers/clocksource/exynos_mct.c +++ b/drivers/clocksource/exynos_mct.c @@ -596,7 +596,9 @@ static int __init exynos4_timer_interrupts(struct devic= e_node *np, irq_set_status_flags(mct_irq, IRQ_NOAUTOEN); if (request_irq(mct_irq, exynos4_mct_tick_isr, - IRQF_TIMER | IRQF_NOBALANCING, + IRQF_TIMER | IRQF_NOBALANCING | + (IS_ENABLED(CONFIG_ARM64) ? + IRQF_PERCPU : 0), pcpu_mevt->name, pcpu_mevt)) { pr_err("exynos-mct: cannot register IRQ (cpu%d)\n", cpu); --=20 2.52.0.rc2.455.g230fcf2819-goog