From nobody Tue Dec 2 02:20:17 2025 Received: from mail-wr1-f44.google.com (mail-wr1-f44.google.com [209.85.221.44]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 7EF20326921 for ; Thu, 20 Nov 2025 08:26:27 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.44 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1763627189; cv=none; b=W4r0Xpnc0hJT4Q/I/codLk+8QOopuB5oJA2ziqFh/XQ1x/hOr0X4iVEYzHmgzUtFLq6JU6hjNEEPyhK960KDPVmhlJR7Q/61AXa1XwyVvEIQZ+Q/G8rganT/PCSb2mq9/79IBsC1LU4FnKcIzl3oH8vUaU7rtawow6Dm8C5u/sY= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1763627189; c=relaxed/simple; bh=M2xi7kmYS8FYoUjEZg0XBnuh1zE891+q0kJi1ZGVBrQ=; h=From:To:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=sPyQqX0v08HndjpsNqJog1gdz8UrnbMPIBYBXrGZOxTwixBGd+LsFv59gBpOxTaEJkIBqNzEniKfHRA15JhMwK0UIG7nN3a81xGHbj5hnf1wFq9EGBaJswWX///5YSTPgCrHvA+qZDgoaoQfRGbDWPUZ1d26C3qi1K+giMYje9w= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=baylibre.com; spf=pass smtp.mailfrom=baylibre.com; dkim=pass (2048-bit key) header.d=baylibre-com.20230601.gappssmtp.com header.i=@baylibre-com.20230601.gappssmtp.com header.b=Q2weYyzk; arc=none smtp.client-ip=209.85.221.44 Authentication-Results: smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=baylibre.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=baylibre.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=baylibre-com.20230601.gappssmtp.com header.i=@baylibre-com.20230601.gappssmtp.com header.b="Q2weYyzk" Received: by mail-wr1-f44.google.com with SMTP id ffacd0b85a97d-42b32a5494dso286661f8f.2 for ; Thu, 20 Nov 2025 00:26:27 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=baylibre-com.20230601.gappssmtp.com; s=20230601; t=1763627186; x=1764231986; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:to:from:from:to:cc:subject:date:message-id :reply-to; bh=b/6WYSWNnQnuNFEM1VMeHztnE0M2zVKGUMsSbsYzHHU=; b=Q2weYyzkehxTkNNx0IWfmaUfC7aZPkTYxdH2nvYqKwfULAvs+jRo7fUx5Eoy7TVXLZ MCYk4QbNCvNT609ozMc2ehZjwDCKbXhptS6RHuf9+0hVY6wW/qQRxKo3oQlugqcPcyqq 4A+6c9YMXRhqdBkhGh2F8OBJHZGXYca6PnxGx5cRi4I1vtBkGq7phjT4uGlEW9LbHvvI EdP4eRoLPsiP10NFuKIIhUEItqRt2wBNzxGKc40+0p6Tm40JxXu5n0WUpbxADUxpfATR 9XMH6dKrf1m4Pwu5cJD190qZD2yY793BmPfmKPQPnIXWRrBLI6BOjcMNfoL3FHEZmw/Q oAMQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1763627186; x=1764231986; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:to:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=b/6WYSWNnQnuNFEM1VMeHztnE0M2zVKGUMsSbsYzHHU=; b=P7krnz5EqI2f3fygRI5uMMe9fyn2ilwCaOPvOJHVZAncwA7v5MgeQMqnvNNInVOvTo aGtabFeKjOjCXDKFrTrqmjaZIrghnLz49jZdWQM6agFwnBbSr0LvL4f+DvG0nZqsx4Va tvqj+07hJqCA+BeQTIJiwRylnZFZR9Z+b9r1IiMre749FUX79M9WIUlAurAdzbobtsl7 Al/03/pL9QfdCvLBQBPcynECMI8y4IiwV4837dEPxjrcGdBVxUc+l648ifLMP6IqLy8n qWQ8EAiGOiS5NVFrshn3rHFuWNiN+wsLvKWQRJNka9I+kNFiS5TZ5ajhegOwI9gwWvnm UEbA== X-Forwarded-Encrypted: i=1; AJvYcCVwHl+XRPr4gwc3YKEyL27M6ylr9je1Sw8xd5BLpF2As03WOgOYL6WZ6qJe4jbouNJm68FETVU2m03L7dw=@vger.kernel.org X-Gm-Message-State: AOJu0YxWx7k/9gf2a1tBMNJyCWQHRO20HMJqgmwAskbcZi33xp9BSm32 UCtE10bJ6l0ImnrKbfy4tWsG1KvPydyW33XupUhgjrJJ/yNMdyD0sqORtx701mzXWMY= X-Gm-Gg: ASbGncugjKtfz8QHWDH3x50x8XF9RomZxFhSt+mASJdTjzTrQVqxFgXKB+DUZp3IOLQ CPp7DngkLIXw0JTkKk/ZEMkgfWLfzC/nY/WoM6tKrIBzUQgqp0KX7ehnEhxYMQvB0GJh/WgOe3B lg5BwEIAtvtyQ4ECCWcVN1pPme4g7wQqXptmR6aRDFOBqJ17+YPtDPmvcvnk4rSYbTHDLHGJhNK nTVaBqNoNs9cwVesPYiokaWrVdsUitJSivKuykCiBh+qQNs6dV5zWGaG0VST3pkJDxEum9aoud2 pSXPjR/JsQ+0Yper3REdJhAnh9Zj4b+VDBe/I3G41jOUaYOT/l+Qshp3O0Ev9ITcE6DYKcCjjY3 GuHNtemcmXY98CclFfxUBIWPqaxp49FL5RXjuNTuB3Clhqzec8+lIlTY= X-Google-Smtp-Source: AGHT+IG1R/Xrbs/polljSQlJxwd47c4tbTlgz8tUqGVrTueBAkGCPO0V8tDFfeEC1TKUoHay87Gtpw== X-Received: by 2002:a05:6000:184a:b0:42b:3dbe:3a55 with SMTP id ffacd0b85a97d-42cbb2783b8mr1199692f8f.14.1763627185638; Thu, 20 Nov 2025 00:26:25 -0800 (PST) Received: from localhost ([151.35.219.2]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-42cb7f2e598sm4062507f8f.4.2025.11.20.00.26.25 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 20 Nov 2025 00:26:25 -0800 (PST) From: Francesco Lavra To: Lorenzo Bianconi , Jonathan Cameron , David Lechner , =?UTF-8?q?Nuno=20S=C3=A1?= , Andy Shevchenko , linux-iio@vger.kernel.org, linux-kernel@vger.kernel.org Subject: [PATCH v2 7/9] iio: imu: st_lsm6dsx: add event configurability on a per axis basis Date: Thu, 20 Nov 2025 09:26:13 +0100 Message-Id: <20251120082615.3263892-8-flavra@baylibre.com> X-Mailer: git-send-email 2.39.5 In-Reply-To: <20251120082615.3263892-1-flavra@baylibre.com> References: <20251120082615.3263892-1-flavra@baylibre.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-Developer-Signature: v=1; a=openpgp-sha256; l=5556; i=flavra@baylibre.com; h=from:subject; bh=M2xi7kmYS8FYoUjEZg0XBnuh1zE891+q0kJi1ZGVBrQ=; b=owEB7QES/pANAwAKAe3xO3POlDZfAcsmYgBpHtB7JmIOK5wxn5U6F6GBQIAq8rARghItco41w jT2Mew0noeJAbMEAAEKAB0WIQSGV4VPlTvcox7DFObt8TtzzpQ2XwUCaR7QewAKCRDt8TtzzpQ2 X4B+C/wLgy/c03T3WHkbmVMNtLN4rsjGLmqbOkI++eEE6fzNbYP6UmcFbskWrsjK2UeqeEf7fR8 +lMwqqR2zjFywx3iqOR1ldl9c6Tt41pCfzu0lQIl2Z3pgZh9NJxPeaoNbIoHoB4pAtL6AR/d0Zk zFSpJHoH/CuP/IL0Zkjedz4ewpoVYidA5ka1rEyPOwOxlAf1uVTdbbJruPbgq9AfRaiz7aH54/o IMQeLc8G8YcNilL1TKHbg+ewZ8uUno2ReeejVbp2TNxGKcW3U558LhVBdJTOj7pA32rXaLLFQdf +x+RTpLQWXgrAmGq66GPtThBG87x7xsb6zmnCfzBWUJr5njK+De8uDpOdNnOnGM0ES9qJ0SKGIN hCMu/eTieEVi7+SgU4P6tctt5VQv8PKXr5TA2C/4fFsivMoc4JKd94pe8p+/sfsMATYa8w7sQfh 8xhmF/dh/Us/qJ4lAMSovG7uxTMNzZ7buuSl2bRLSEio7FxgG2vmf4+yeye7XUkTt0UOw= X-Developer-Key: i=flavra@baylibre.com; a=openpgp; fpr=8657854F953BDCA31EC314E6EDF13B73CE94365F Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" In order to be able to configure event detection on a per axis basis (for either setting an event threshold/sensitivity value, or enabling/disabling event detection), add new axis-specific fields to struct st_lsm6dsx_event_src, and modify the logic that handles event configuration to properly handle axis-specific settings when supported by a given event source. A future commit will add actual event sources with per-axis configurability. Signed-off-by: Francesco Lavra --- drivers/iio/imu/st_lsm6dsx/st_lsm6dsx.h | 7 ++ drivers/iio/imu/st_lsm6dsx/st_lsm6dsx_core.c | 93 +++++++++++++++++--- 2 files changed, 86 insertions(+), 14 deletions(-) diff --git a/drivers/iio/imu/st_lsm6dsx/st_lsm6dsx.h b/drivers/iio/imu/st_l= sm6dsx/st_lsm6dsx.h index 037b3b817e83..6f68508e5769 100644 --- a/drivers/iio/imu/st_lsm6dsx/st_lsm6dsx.h +++ b/drivers/iio/imu/st_lsm6dsx/st_lsm6dsx.h @@ -250,7 +250,14 @@ enum st_lsm6dsx_event_id { =20 struct st_lsm6dsx_event_src { struct st_lsm6dsx_reg value; + struct st_lsm6dsx_reg x_value; + struct st_lsm6dsx_reg y_value; + struct st_lsm6dsx_reg z_value; u8 enable_mask; + u8 enable_axis_reg; + u8 enable_x_mask; + u8 enable_y_mask; + u8 enable_z_mask; u8 status_reg; u8 status_mask; u8 status_x_mask; diff --git a/drivers/iio/imu/st_lsm6dsx/st_lsm6dsx_core.c b/drivers/iio/imu= /st_lsm6dsx/st_lsm6dsx_core.c index 18a09ed6907c..da914a58a875 100644 --- a/drivers/iio/imu/st_lsm6dsx/st_lsm6dsx_core.c +++ b/drivers/iio/imu/st_lsm6dsx/st_lsm6dsx_core.c @@ -1877,12 +1877,48 @@ static int st_lsm6dsx_event_setup(struct st_lsm6dsx= _hw *hw, u8 enable_mask; unsigned int data; int err; + u8 old_enable, new_enable; =20 if (!hw->irq_routing) return -ENOTSUPP; =20 /* Enable/disable event interrupt */ src =3D &hw->settings->event_settings.sources[event]; + if (src->enable_axis_reg) { + switch (axis) { + case IIO_MOD_X: + enable_mask =3D src->enable_x_mask; + break; + case IIO_MOD_Y: + enable_mask =3D src->enable_y_mask; + break; + case IIO_MOD_Z: + enable_mask =3D src->enable_z_mask; + break; + default: + enable_mask =3D 0; + } + if (enable_mask) { + data =3D ST_LSM6DSX_SHIFT_VAL(state, enable_mask); + err =3D st_lsm6dsx_update_bits_locked(hw, + src->enable_axis_reg, + enable_mask, data); + if (err < 0) + return err; + } + } + + /* + * If the set of axes for which the event source is enabled does not + * change from empty to non-empty or vice versa, there is nothing else + * to do. + */ + old_enable =3D hw->enable_event[event]; + new_enable =3D state ? (old_enable | BIT(axis)) : + (old_enable & ~BIT(axis)); + if (!!old_enable =3D=3D !!new_enable) + return 0; + enable_mask =3D src->enable_mask; data =3D ST_LSM6DSX_SHIFT_VAL(state, enable_mask); return st_lsm6dsx_update_bits_locked(hw, hw->irq_routing, enable_mask, da= ta); @@ -1899,6 +1935,39 @@ st_lsm6dsx_get_event_id(enum iio_event_type type) } } =20 +static const struct st_lsm6dsx_reg * +st_lsm6dsx_get_event_reg(struct st_lsm6dsx_hw *hw, + enum st_lsm6dsx_event_id event, + const struct iio_chan_spec *chan) +{ + const struct st_lsm6dsx_event_src *src; + const struct st_lsm6dsx_reg *reg; + + src =3D &hw->settings->event_settings.sources[event]; + switch (chan->channel2) { + case IIO_MOD_X: + reg =3D &src->x_value; + break; + case IIO_MOD_Y: + reg =3D &src->y_value; + break; + case IIO_MOD_Z: + reg =3D &src->z_value; + break; + default: + return NULL; + } + if (reg->addr) + return reg; + + /* + * The sensor does not support configuring this event source on a per + * axis basis: return the register to configure the event source for all + * axes. + */ + return &src->value; +} + static int st_lsm6dsx_read_event(struct iio_dev *iio_dev, const struct iio_chan_spec *chan, enum iio_event_type type, @@ -1916,7 +1985,10 @@ static int st_lsm6dsx_read_event(struct iio_dev *iio= _dev, if (event =3D=3D ST_LSM6DSX_EVENT_MAX) return -EINVAL; =20 - reg =3D &hw->settings->event_settings.sources[event].value; + reg =3D st_lsm6dsx_get_event_reg(hw, event, chan); + if (!reg) + return -EINVAL; + err =3D st_lsm6dsx_read_locked(hw, reg->addr, &data, sizeof(data)); if (err < 0) return err; @@ -1948,7 +2020,10 @@ st_lsm6dsx_write_event(struct iio_dev *iio_dev, if (val < 0 || val > 31) return -EINVAL; =20 - reg =3D &hw->settings->event_settings.sources[event].value; + reg =3D st_lsm6dsx_get_event_reg(hw, event, chan); + if (!reg) + return -EINVAL; + data =3D ST_LSM6DSX_SHIFT_VAL(val, reg->mask); err =3D st_lsm6dsx_update_bits_locked(hw, reg->addr, reg->mask, data); @@ -2029,20 +2104,11 @@ st_lsm6dsx_write_event_config(struct iio_dev *iio_d= ev, if (event =3D=3D ST_LSM6DSX_EVENT_MAX) return -EINVAL; =20 - if (state) { + if (state) enable_event =3D hw->enable_event[event] | BIT(axis); - - /* do not enable events if they are already enabled */ - if (hw->enable_event[event]) - goto out; - } else { + else enable_event =3D hw->enable_event[event] & ~BIT(axis); =20 - /* only turn off sensor if no events is enabled */ - if (enable_event) - goto out; - } - /* stop here if no changes have been made */ if (hw->enable_event[event] =3D=3D enable_event) return 0; @@ -2060,7 +2126,6 @@ st_lsm6dsx_write_event_config(struct iio_dev *iio_dev, if (err < 0) return err; =20 -out: hw->enable_event[event] =3D enable_event; =20 return 0; --=20 2.39.5