From nobody Tue Dec 2 02:20:17 2025 Received: from mail-wr1-f42.google.com (mail-wr1-f42.google.com [209.85.221.42]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 6ECCF3093D8 for ; Thu, 20 Nov 2025 08:26:21 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.42 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1763627183; cv=none; b=EyI8AmI+iYo2I9QPNrfqcoRhDsBFMLRDqtigCnwmvRE1pjionMTYgt8CsPg8XYBSp3wg9bPRLZnqt1oTP24rIXQpNAqKHNtZjCzKA0zzRQhc28SDsfRWpzBvkSmReVAS1u5EhQX0zJj07lLzM7Zzj7tKnNTEQjqx4Vv6dnZy1mw= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1763627183; c=relaxed/simple; bh=47mPrZHijqjGm1AMWrbG+8cwdi3Wv5j/BmTxIhmQBEw=; h=From:To:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=LtFS79Um20u75dLIkHA+rxvsDS67fxb5xDfzJOKTt9C8LfhHiymNXjhakVABZIDzBolAduys15YRr4LuR+7o9Csw+7oJ7l8FlcWJtN11E4pQ6+w1ShzNgZuq3eeAI+7CI/BpRRrXsmo62U+y953kZGy3IMReUTlmCUEOvpHHYRc= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=baylibre.com; spf=pass smtp.mailfrom=baylibre.com; dkim=pass (2048-bit key) header.d=baylibre-com.20230601.gappssmtp.com header.i=@baylibre-com.20230601.gappssmtp.com header.b=cqcNsUiy; arc=none smtp.client-ip=209.85.221.42 Authentication-Results: smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=baylibre.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=baylibre.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=baylibre-com.20230601.gappssmtp.com header.i=@baylibre-com.20230601.gappssmtp.com header.b="cqcNsUiy" Received: by mail-wr1-f42.google.com with SMTP id ffacd0b85a97d-42b387483bbso371753f8f.1 for ; Thu, 20 Nov 2025 00:26:21 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=baylibre-com.20230601.gappssmtp.com; s=20230601; t=1763627180; x=1764231980; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:to:from:from:to:cc:subject:date:message-id :reply-to; bh=lPSxFWZnb/6QKSItrwTL8YBNanLm9rz5scONQu9zZ0Y=; b=cqcNsUiy2TTU+DDR764pRMv5B5q2TdszTOC6DshpuuReVyLBi8gHGgK7gFBsPgcCO6 sgMs9vy7n40xt3X6P1qA85+/4SuMEnDQDpa8GXkjYDvFkQUWtjsU2LSWMma/ofxG3Bb5 9b5DfidXEoO60CLZn5pjAwQ4i+66CaIRtxsmft2hldDsE3xhMvzSB+A/wMewrIz/9EbA R+5XhAuRLfCTcVmBmMpmGJViVCFpHoiLfaU0JEEH4706n0kEmGX8ci9UjgD/aO2qfzfc b+qEMb5xEUoDivh+BUSG1OuzbiIxsMV7ao+axYuPl0gtzE+49dejF0izlj/rGmetoGOF vL1A== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1763627180; x=1764231980; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:to:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=lPSxFWZnb/6QKSItrwTL8YBNanLm9rz5scONQu9zZ0Y=; b=Xkcx1qy6mwisFW6CnReElPVKnSEeZviZjX8npz8pMEthKfMqFsZ9S4lWHNbjhbGZmL 7E2Q13x0W2iJlxBrv51NvD++Bln9DSNnPcNA2R/bhs9WIXHAS0Ldd/CNM1JIBdpNgbR1 izRk/GKJQExzd2nyC4xqHKnU0DCOXCUml9Oc6eFFqyGho3Tww1sICzryBf+Nhe+GhGyz Dq9oCD46ImpCKUH89KlG9o+ekgLfJBUQuaML5TSZtjmSJ8otLkhPAa07ZNAgP2czZyYx WhHEmTaDZhX7sFUO7w7tkRJTplvnpizAegIAy2okRSt4v6MeMZmgwH6Q8TOPO0DkJaeP wjTA== X-Forwarded-Encrypted: i=1; AJvYcCUWYUGNEafsJsLBoYJp7EhCd7rgev68UI7UCe5OW0Jj37juMB8QFZrAYygPyTtE4h28IP1sMouyNNRlKbM=@vger.kernel.org X-Gm-Message-State: AOJu0YyQdfl8LCWil8PadEWzt4XZ/RZaS2ehjfPWKH/qalKQshYTTM+C nthl0fP7seFzlMWVy4Q/QoHuTbFRFg7pr02TonvY7kG1JMh0GWILuQOoVgK/V68Qxtc= X-Gm-Gg: ASbGncuzBNcv1YlpfyCBPfoLjByhkbZv+ygrR+sWD/LxXdEjUb2rvCptZMet8WRXlxK d2PnzzW/tXiY7xrqkb0kLNN/xHRE3ak9XdK1Vdc9i7yqUXVGJ/5pnXFAruzatjWmPNeXjS+ZpwN GwilD1vc0ETu0JttjO5las4SwuhMd2IbbATzsyNKRUV8bD8+S9HOcypbnjzpigEx8lwA7hPDk00 l0jkjSAtDr6xU4LYykTmgb3qEkZNJb5yZb8v8kheV9TEOHoAdsxtVjqy8/UH4ysvlt2robg4d98 b0KU8bp/mKe7ou4R/8NDX3zZXsy/rCeOmMHEKQRMAX7x2+ufC7QFnJ06XzPpTBbDMFjA7oU1y4K IyYB/IWoEaaHYvOEQF7Ef12Fsb/pO6gSPNwj0YYMLZbtZtqWgegy4C00= X-Google-Smtp-Source: AGHT+IFaIl00qIG4e442uJoYOLlCW4eU3tv1KImChCNKtIRML0L/ku2AMvpYaIrNrF2rsZ6awug8Cg== X-Received: by 2002:a05:6000:288f:b0:429:ef82:585b with SMTP id ffacd0b85a97d-42cb9a0c689mr1817244f8f.9.1763627179616; Thu, 20 Nov 2025 00:26:19 -0800 (PST) Received: from localhost ([151.35.219.2]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-42cb7fb8e62sm4013666f8f.35.2025.11.20.00.26.19 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 20 Nov 2025 00:26:19 -0800 (PST) From: Francesco Lavra To: Lorenzo Bianconi , Jonathan Cameron , David Lechner , =?UTF-8?q?Nuno=20S=C3=A1?= , Andy Shevchenko , linux-iio@vger.kernel.org, linux-kernel@vger.kernel.org Subject: [PATCH v2 2/9] iio: imu: st_lsm6dsx: make event_settings more generic Date: Thu, 20 Nov 2025 09:26:08 +0100 Message-Id: <20251120082615.3263892-3-flavra@baylibre.com> X-Mailer: git-send-email 2.39.5 In-Reply-To: <20251120082615.3263892-1-flavra@baylibre.com> References: <20251120082615.3263892-1-flavra@baylibre.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-Developer-Signature: v=1; a=openpgp-sha256; l=8384; i=flavra@baylibre.com; h=from:subject; bh=47mPrZHijqjGm1AMWrbG+8cwdi3Wv5j/BmTxIhmQBEw=; b=owEB7QES/pANAwAKAe3xO3POlDZfAcsmYgBpHtB59m6Jh10y8zsCS9pO++AMDbpz3lwlF7nmT y56gCrKdbeJAbMEAAEKAB0WIQSGV4VPlTvcox7DFObt8TtzzpQ2XwUCaR7QeQAKCRDt8TtzzpQ2 X26xDACmOnjzcLOdsDuEy9HEjdlskDOXOdtcyxEF1uIYEziYNGU0CxGJBZr82BXkHA8J/6BKjj4 qBv1UcQsVoaM5Zs/A/64dEcvAzzBjrdxD6Vfm5YCXUQ4vKkGVqup7LvQZzqDI+fqOaY++Boom7d nOJl6v7ZDjPJHWE51tptaS5ShtOzBbozXxpzQjk9sUdFeAuEigOKzhvT6FYFmH8d2b9t30Wg99o CSpmaK+Ql5WINqy+91z012YWhD/DFlC2NXEDLsfmPe7Q/ATDLRvhwZrsGjr9LVxtCSG3Iu384ne QmaD1rxbzNWWrFaxvIaqHQRzKCibmhpNyGp4XZNex2Ga69ax5GEvWyyo1XnJQZWoG05gA68MaZ6 9jFTllKM6uL413Su7igpn6eA1VfLpfB+lT10tU6FjepdkT9cLo35EyMR1tzy7yusJYVeEYnAF+y gn8MUCmN5wL8XRwnFK4kIm6o9NK+fF42UvLQaGrexluY0Za2WybmVRWtJrj6ZIJ7jDhZ4= X-Developer-Key: i=flavra@baylibre.com; a=openpgp; fpr=8657854F953BDCA31EC314E6EDF13B73CE94365F Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" The st_lsm6dsx_event_settings structure contains fields specific for one event type (wakeup). In preparation for adding support for more event types, introduce an event id enum and a generic event source structure, and replace wakeup-specific data in struct st_lsm6dsx_event_settings with an array of event source structures. Signed-off-by: Francesco Lavra Acked-by: Lorenzo Bianconi --- drivers/iio/imu/st_lsm6dsx/st_lsm6dsx.h | 21 ++- drivers/iio/imu/st_lsm6dsx/st_lsm6dsx_core.c | 134 +++++++++++-------- 2 files changed, 95 insertions(+), 60 deletions(-) diff --git a/drivers/iio/imu/st_lsm6dsx/st_lsm6dsx.h b/drivers/iio/imu/st_l= sm6dsx/st_lsm6dsx.h index a4f558899767..4c3ff1cc0097 100644 --- a/drivers/iio/imu/st_lsm6dsx/st_lsm6dsx.h +++ b/drivers/iio/imu/st_lsm6dsx/st_lsm6dsx.h @@ -242,14 +242,23 @@ struct st_lsm6dsx_shub_settings { u8 pause; }; =20 +enum st_lsm6dsx_event_id { + ST_LSM6DSX_EVENT_WAKEUP, + ST_LSM6DSX_EVENT_MAX +}; + +struct st_lsm6dsx_event_src { + struct st_lsm6dsx_reg value; + u8 status_reg; + u8 status_mask; + u8 status_x_mask; + u8 status_y_mask; + u8 status_z_mask; +}; + struct st_lsm6dsx_event_settings { struct st_lsm6dsx_reg enable_reg; - struct st_lsm6dsx_reg wakeup_reg; - u8 wakeup_src_reg; - u8 wakeup_src_status_mask; - u8 wakeup_src_z_mask; - u8 wakeup_src_y_mask; - u8 wakeup_src_x_mask; + struct st_lsm6dsx_event_src sources[ST_LSM6DSX_EVENT_MAX]; }; =20 enum st_lsm6dsx_ext_sensor_id { diff --git a/drivers/iio/imu/st_lsm6dsx/st_lsm6dsx_core.c b/drivers/iio/imu= /st_lsm6dsx/st_lsm6dsx_core.c index a09df9d772dd..a71174e75f44 100644 --- a/drivers/iio/imu/st_lsm6dsx/st_lsm6dsx_core.c +++ b/drivers/iio/imu/st_lsm6dsx/st_lsm6dsx_core.c @@ -388,15 +388,19 @@ static const struct st_lsm6dsx_settings st_lsm6dsx_se= nsor_settings[] =3D { }, }, .event_settings =3D { - .wakeup_reg =3D { - .addr =3D 0x5B, - .mask =3D GENMASK(5, 0), + .sources =3D { + [ST_LSM6DSX_EVENT_WAKEUP] =3D { + .value =3D { + .addr =3D 0x5b, + .mask =3D GENMASK(5, 0), + }, + .status_reg =3D 0x1b, + .status_mask =3D BIT(3), + .status_z_mask =3D BIT(0), + .status_y_mask =3D BIT(1), + .status_x_mask =3D BIT(2), + }, }, - .wakeup_src_reg =3D 0x1b, - .wakeup_src_status_mask =3D BIT(3), - .wakeup_src_z_mask =3D BIT(0), - .wakeup_src_y_mask =3D BIT(1), - .wakeup_src_x_mask =3D BIT(2), }, }, { @@ -554,15 +558,19 @@ static const struct st_lsm6dsx_settings st_lsm6dsx_se= nsor_settings[] =3D { }, }, .event_settings =3D { - .wakeup_reg =3D { - .addr =3D 0x5B, - .mask =3D GENMASK(5, 0), + .sources =3D { + [ST_LSM6DSX_EVENT_WAKEUP] =3D { + .value =3D { + .addr =3D 0x5b, + .mask =3D GENMASK(5, 0), + }, + .status_reg =3D 0x1b, + .status_mask =3D BIT(3), + .status_z_mask =3D BIT(0), + .status_y_mask =3D BIT(1), + .status_x_mask =3D BIT(2), + }, }, - .wakeup_src_reg =3D 0x1b, - .wakeup_src_status_mask =3D BIT(3), - .wakeup_src_z_mask =3D BIT(0), - .wakeup_src_y_mask =3D BIT(1), - .wakeup_src_x_mask =3D BIT(2), }, }, { @@ -791,15 +799,19 @@ static const struct st_lsm6dsx_settings st_lsm6dsx_se= nsor_settings[] =3D { .addr =3D 0x58, .mask =3D BIT(7), }, - .wakeup_reg =3D { - .addr =3D 0x5B, - .mask =3D GENMASK(5, 0), + .sources =3D { + [ST_LSM6DSX_EVENT_WAKEUP] =3D { + .value =3D { + .addr =3D 0x5b, + .mask =3D GENMASK(5, 0), + }, + .status_reg =3D 0x1b, + .status_mask =3D BIT(3), + .status_z_mask =3D BIT(0), + .status_y_mask =3D BIT(1), + .status_x_mask =3D BIT(2), + }, }, - .wakeup_src_reg =3D 0x1b, - .wakeup_src_status_mask =3D BIT(3), - .wakeup_src_z_mask =3D BIT(0), - .wakeup_src_y_mask =3D BIT(1), - .wakeup_src_x_mask =3D BIT(2), }, }, { @@ -1028,15 +1040,19 @@ static const struct st_lsm6dsx_settings st_lsm6dsx_= sensor_settings[] =3D { .addr =3D 0x58, .mask =3D BIT(7), }, - .wakeup_reg =3D { - .addr =3D 0x5b, - .mask =3D GENMASK(5, 0), + .sources =3D { + [ST_LSM6DSX_EVENT_WAKEUP] =3D { + .value =3D { + .addr =3D 0x5b, + .mask =3D GENMASK(5, 0), + }, + .status_reg =3D 0x1b, + .status_mask =3D BIT(3), + .status_z_mask =3D BIT(0), + .status_y_mask =3D BIT(1), + .status_x_mask =3D BIT(2), + }, }, - .wakeup_src_reg =3D 0x1b, - .wakeup_src_status_mask =3D BIT(3), - .wakeup_src_z_mask =3D BIT(0), - .wakeup_src_y_mask =3D BIT(1), - .wakeup_src_x_mask =3D BIT(2), }, }, { @@ -1209,15 +1225,19 @@ static const struct st_lsm6dsx_settings st_lsm6dsx_= sensor_settings[] =3D { .addr =3D 0x58, .mask =3D BIT(7), }, - .wakeup_reg =3D { - .addr =3D 0x5B, - .mask =3D GENMASK(5, 0), + .sources =3D { + [ST_LSM6DSX_EVENT_WAKEUP] =3D { + .value =3D { + .addr =3D 0x5b, + .mask =3D GENMASK(5, 0), + }, + .status_reg =3D 0x1b, + .status_mask =3D BIT(3), + .status_z_mask =3D BIT(0), + .status_y_mask =3D BIT(1), + .status_x_mask =3D BIT(2), + }, }, - .wakeup_src_reg =3D 0x1b, - .wakeup_src_status_mask =3D BIT(3), - .wakeup_src_z_mask =3D BIT(0), - .wakeup_src_y_mask =3D BIT(1), - .wakeup_src_x_mask =3D BIT(2), }, }, { @@ -1415,15 +1435,19 @@ static const struct st_lsm6dsx_settings st_lsm6dsx_= sensor_settings[] =3D { .addr =3D 0x50, .mask =3D BIT(7), }, - .wakeup_reg =3D { - .addr =3D 0x5b, - .mask =3D GENMASK(5, 0), + .sources =3D { + [ST_LSM6DSX_EVENT_WAKEUP] =3D { + .value =3D { + .addr =3D 0x5b, + .mask =3D GENMASK(5, 0), + }, + .status_reg =3D 0x45, + .status_mask =3D BIT(3), + .status_z_mask =3D BIT(0), + .status_y_mask =3D BIT(1), + .status_x_mask =3D BIT(2), + }, }, - .wakeup_src_reg =3D 0x45, - .wakeup_src_status_mask =3D BIT(3), - .wakeup_src_z_mask =3D BIT(0), - .wakeup_src_y_mask =3D BIT(1), - .wakeup_src_x_mask =3D BIT(2), }, }, { @@ -1935,7 +1959,7 @@ st_lsm6dsx_write_event(struct iio_dev *iio_dev, if (val < 0 || val > 31) return -EINVAL; =20 - reg =3D &hw->settings->event_settings.wakeup_reg; + reg =3D &hw->settings->event_settings.sources[ST_LSM6DSX_EVENT_WAKEUP].va= lue; data =3D ST_LSM6DSX_SHIFT_VAL(val, reg->mask); err =3D st_lsm6dsx_update_bits_locked(hw, reg->addr, reg->mask, data); @@ -2420,6 +2444,7 @@ static bool st_lsm6dsx_report_motion_event(struct st_lsm6dsx_hw *hw) { const struct st_lsm6dsx_event_settings *event_settings; + const struct st_lsm6dsx_event_src *src; int err, data; s64 timestamp; =20 @@ -2427,13 +2452,14 @@ st_lsm6dsx_report_motion_event(struct st_lsm6dsx_hw= *hw) return false; =20 event_settings =3D &hw->settings->event_settings; - err =3D st_lsm6dsx_read_locked(hw, event_settings->wakeup_src_reg, + src =3D &event_settings->sources[ST_LSM6DSX_EVENT_WAKEUP]; + err =3D st_lsm6dsx_read_locked(hw, src->status_reg, &data, sizeof(data)); if (err < 0) return false; =20 timestamp =3D iio_get_time_ns(hw->iio_devs[ST_LSM6DSX_ID_ACC]); - if ((data & hw->settings->event_settings.wakeup_src_z_mask) && + if ((data & src->status_z_mask) && (hw->enable_event & BIT(IIO_MOD_Z))) iio_push_event(hw->iio_devs[ST_LSM6DSX_ID_ACC], IIO_MOD_EVENT_CODE(IIO_ACCEL, @@ -2443,7 +2469,7 @@ st_lsm6dsx_report_motion_event(struct st_lsm6dsx_hw *= hw) IIO_EV_DIR_EITHER), timestamp); =20 - if ((data & hw->settings->event_settings.wakeup_src_y_mask) && + if ((data & src->status_y_mask) && (hw->enable_event & BIT(IIO_MOD_Y))) iio_push_event(hw->iio_devs[ST_LSM6DSX_ID_ACC], IIO_MOD_EVENT_CODE(IIO_ACCEL, @@ -2453,7 +2479,7 @@ st_lsm6dsx_report_motion_event(struct st_lsm6dsx_hw *= hw) IIO_EV_DIR_EITHER), timestamp); =20 - if ((data & hw->settings->event_settings.wakeup_src_x_mask) && + if ((data & src->status_x_mask) && (hw->enable_event & BIT(IIO_MOD_X))) iio_push_event(hw->iio_devs[ST_LSM6DSX_ID_ACC], IIO_MOD_EVENT_CODE(IIO_ACCEL, @@ -2463,7 +2489,7 @@ st_lsm6dsx_report_motion_event(struct st_lsm6dsx_hw *= hw) IIO_EV_DIR_EITHER), timestamp); =20 - return data & event_settings->wakeup_src_status_mask; + return data & src->status_mask; } =20 static irqreturn_t st_lsm6dsx_handler_thread(int irq, void *private) --=20 2.39.5