From nobody Tue Dec 2 02:16:25 2025 Received: from mail-wm1-f42.google.com (mail-wm1-f42.google.com [209.85.128.42]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 345102BDC23 for ; Thu, 20 Nov 2025 21:06:25 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.42 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1763672788; cv=none; b=Kq2xF0XigTw9S5pblPs+KCsaa4IxMqVXW36Lx+NuHiL1vLXlqhqFtv4q7NvEU09jtMAul1jd7tZ3ndBfsWTuL9FLBuOUq48sP9Kgi9WfetOrSGs4ameXdr5me3tPMI/72/qTEILoGkUUl8J3WdF43UJiS/Hjjnde2KKy6rZ3pgg= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1763672788; c=relaxed/simple; bh=AEAW1zkV8OeqaCPbh6SWv6MdSofvSEdgd3/hIrLWqaw=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=G/4gOgEhbdJtYeCSYD6cefPiYD4Y7J0BCXCBrHV/vQGw986nAy5hQcUINGf9ZFnzcVD0ZT/dRZFGgX6gAfeZce1RaR2MdfGm7ciX0uccNOjB4CtyviDlpAckwAtZ4Cow2uQwJZvRJ+kPAgE7SVmHr1B5wyvuXTbNvZSsh3eBBQg= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=joAWUcDn; arc=none smtp.client-ip=209.85.128.42 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="joAWUcDn" Received: by mail-wm1-f42.google.com with SMTP id 5b1f17b1804b1-477632b0621so9434995e9.2 for ; Thu, 20 Nov 2025 13:06:25 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1763672784; x=1764277584; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=4P55c+msKlLldk8RQlFeWnhvqXv9aJ+FbKMuCPpgPH4=; b=joAWUcDndOoNaIKDQfnBYU+hgMr6KdpHrGnnkJA7vSlNJHMwdnou8m7q+okTlJM599 5Vnya8vIAoo/C6f52hgNViii0v3FM92SPrBKS+S02vyuJg0tKi3t2aRqXCvYwtBW+Uhp kmKWOF8x+0pYHV+n815jcHwwIyIvHDTlhUp/qYbylt1NlLLjc5xteY89rTfUeg4W49Bs WUrnN6NEPH4xZWxCFs+evcvt2wGz6hnjMU3ovqorppRu+ldgirCtpENXgOZXdR1ZMv0V 7PBVTrcNQEa5l2AUxehdQhfSxeE+hWPVTJTdvLzaF5d7hExQcXJYq4WAcsS+CPoB5yDW ZUvw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1763672784; x=1764277584; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=4P55c+msKlLldk8RQlFeWnhvqXv9aJ+FbKMuCPpgPH4=; b=qw9Y/Dm1uX78nJWngNxWsnyWqUyjPwaGmF2Apo3MjYxxVmvQ0KQ/xdMEqX3I3CP3pq O2+LUoHnqKOCQj5jCGdyGSTRn4M5RivWfLAJUJsNSuWAnmW5RdYoSDNuMm9ogJNuGRBX RM7UXudCHiqYhbQFqnU4CnuvJ2t8tTGzk4v5PWypfsk0ON+DnNMjPJUhBcvq8sv7Y8kI ZGbh+ukkhjIP/jqphMncrVx9OEn3trH1AxvOvbWE3/Jh6V+mlXVJDTLFCNZCWkBy0tVv eWoDsxA9qELLwsMaLv4BG4Ugwqvb9grZaaMuV1UetipBIyNUPVeF/c8uwmgMGGEXOptk LUGQ== X-Forwarded-Encrypted: i=1; AJvYcCWq68oJoSIvhcImBUuUuzcaU2eLff5jKELCwoCAFeAxY5cq6pMc98pDC5JS1EChZdR1rGQ3a14VhmpkvN4=@vger.kernel.org X-Gm-Message-State: AOJu0YwOxx59lDCPgFRYrY/XjiXbFZ6pRN93sVcjaBUWuk3XZiRTRuOB KwSiHvUCv2Pz8sOt88Sqv3DEJV00vssCNsd6jn/TX6VpRkPI5JLx7i0sBm1oEdT593Q= X-Gm-Gg: ASbGnct7XASdEDCtzvJeiYYQvh2MZmJHG2uxyiRJ44DQwjJlv6QHtke9w+kulTK2mHZ CSLx88TuicEt9RnyR9zR55uKu8bNWaNlJ6GBFrVAPVFWCVbyaKqTeKkSODmM+TyX3ha/acQWH50 nhB6MFkC21cihJVrrysYK0M1SktcZv0hnVCgHkCkPysA0fctD3ZVP1eA6x5RhSWaDA4xXtYE5fD GlSIhyDs2hXggWrmJ9J594U6e+Ye0f+PHI1JY9S5Ww9mA1HVaIAL2JSVXuyJLZ/766+bqhDPb87 q45ywO4EReXw2BzHlQOt4yn1xp2ot+YTLAPYAtlvvAaAWluNP+06sjbV7rms2FvSLPV6UB7VUmU LXYLa4fPtondR0M6IacFe+1TNr1FUPkSDWl+zvBYkzxAmBpJfSxQPu2srvty2dpDe6k6AZtdMfD JvSoFFGRYpR0ZNaKzdcMTvFVOPFJ+R6ut9QtKT+Nw= X-Google-Smtp-Source: AGHT+IGIJwaSzwyO+MTFf7E/UmXMY9JoeBa+FWmaF27jX5h2wNx7Xs7QpA0f1RkN48GTo1rGH2syUA== X-Received: by 2002:a05:6000:228a:b0:42b:3090:2680 with SMTP id ffacd0b85a97d-42cb9a0c90emr4361812f8f.10.1763672784217; Thu, 20 Nov 2025 13:06:24 -0800 (PST) Received: from gpeter-l.roam.corp.google.com ([150.228.9.80]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-42cb7f2e5b6sm7321287f8f.1.2025.11.20.13.06.22 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 20 Nov 2025 13:06:23 -0800 (PST) From: Peter Griffin Date: Thu, 20 Nov 2025 21:06:11 +0000 Subject: [PATCH 1/4] dt-bindings: clock: google,gs101-clock: Add DPU clock management unit Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20251120-dpu-clocks-v1-1-11508054eab8@linaro.org> References: <20251120-dpu-clocks-v1-0-11508054eab8@linaro.org> In-Reply-To: <20251120-dpu-clocks-v1-0-11508054eab8@linaro.org> To: =?utf-8?q?Andr=C3=A9_Draszik?= , Tudor Ambarus , Michael Turquette , Stephen Boyd , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Alim Akhtar , Sylwester Nawrocki , Chanwoo Choi Cc: linux-arm-kernel@lists.infradead.org, linux-samsung-soc@vger.kernel.org, linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Krzysztof Kozlowski , kernel-team@android.com, Will McVicker , Juan Yescas , Doug Anderson , Peter Griffin X-Mailer: b4 0.14.2 X-Developer-Signature: v=1; a=openpgp-sha256; l=3579; i=peter.griffin@linaro.org; h=from:subject:message-id; bh=AEAW1zkV8OeqaCPbh6SWv6MdSofvSEdgd3/hIrLWqaw=; b=owEBbQKS/ZANAwAKAc7ouNYCNHK6AcsmYgBpH4LKxot89zhu24NNYx1+eiy+Zwr9lORhgN/Jz xQZOkSi7H+JAjMEAAEKAB0WIQQO/I5vVXh1DVa1SfzO6LjWAjRyugUCaR+CygAKCRDO6LjWAjRy uo3aD/9g9k0zz3UXUDo7aMqJSONMZmDHvPz/woh+qQn2TNuKjaDa146nRp9NPCQVUIwKcDx6aRU pChHevHf+p7y3yDwltHYJenGXOth8wgzZKHFnIUiehTSnqMC2tPuCv7mEbDYCpYfEUrql2NQX4M BdvAJZs0AFMQzRijdxZyBJi5awaVcg5+jRqinP/EnCYM28jTGlSn7zWDdbrehJQ9YJSCcUyjTUg FtkaKbzJ9XNnbBuO56V0MamL3YVb4gwJLt8Ajv/2RiWvl7b/nFl/ByXfApCLBYYjjhq+7PJEx8s RcJ5OvrRGyyzd2m39Ix6Lng7/F9XbmuDfPi2lq1LkG7uEqeIXOyL2GYDSMTzOj/EdRMfSjL8Stm Bh8p+ZYAHin9iW/SSfSiqzzwzDkjfDUR0Nj1uBRfEv9KfSUCqKuTNda3Rgx1f0JUv6AiAx5zPls udrSZqPNh0mN3adzPUamcGaAKOa7Khlhewh2kFhimdhYo2zziABZiyIM0Co8Q3QABOCuG9MxT0X bxJsEJKopm/ZVPcKEh8UAiH7QRZc9CFLonoNvVQ2xCZcS72LIiijR1BSjSuXfFvQ2hUXgoJd+xx E4KXBF2E9fAIN9Rvi7Y1Pgh30pT8SWTMTLkKwps2dWL1Sb8Ovv22FHNQQpWOAxATgUmswVnhDrP uxGprmJfFeMEtww== X-Developer-Key: i=peter.griffin@linaro.org; a=openpgp; fpr=0EFC8E6F5578750D56B549FCCEE8B8D6023472BA Add dt schema documentation and clock IDs for the Display Process Unit (DPU) clock management unit (CMU). This CMU feeds IPs such as image scaler, enhancer and compressor. Signed-off-by: Peter Griffin --- .../bindings/clock/google,gs101-clock.yaml | 19 ++++++++++++ include/dt-bindings/clock/google,gs101.h | 36 ++++++++++++++++++= ++++ 2 files changed, 55 insertions(+) diff --git a/Documentation/devicetree/bindings/clock/google,gs101-clock.yam= l b/Documentation/devicetree/bindings/clock/google,gs101-clock.yaml index 09e679c1a9def03d53b8b493929911ea902a1763..1257be9c54a42ea2387e1112e53= b5ee1f03e09f5 100644 --- a/Documentation/devicetree/bindings/clock/google,gs101-clock.yaml +++ b/Documentation/devicetree/bindings/clock/google,gs101-clock.yaml @@ -34,6 +34,7 @@ properties: - google,gs101-cmu-hsi2 - google,gs101-cmu-peric0 - google,gs101-cmu-peric1 + - google,gs101-cmu-dpu =20 clocks: minItems: 1 @@ -171,6 +172,24 @@ allOf: - const: bus - const: ip =20 + - if: + properties: + compatible: + contains: + const: google,gs101-cmu-dpu + + then: + properties: + clocks: + items: + - description: External reference clock (24.576 MHz) + - description: DPU bus clock (from CMU_TOP) + + clock-names: + items: + - const: oscclk + - const: bus + - if: properties: compatible: diff --git a/include/dt-bindings/clock/google,gs101.h b/include/dt-bindings= /clock/google,gs101.h index 442f9e9037dc33198a1cee20af62fc70bbd96605..4ee46503663c1f8d9463536c347= de5d991474145 100644 --- a/include/dt-bindings/clock/google,gs101.h +++ b/include/dt-bindings/clock/google,gs101.h @@ -634,4 +634,40 @@ #define CLK_GOUT_PERIC1_CLK_PERIC1_USI9_USI_CLK 45 #define CLK_GOUT_PERIC1_SYSREG_PERIC1_PCLK 46 =20 +/* CMU_DPU */ +#define CLK_MOUT_DPU_BUS_USER 1 +#define CLK_DOUT_DPU_BUSP 2 +#define CLK_GOUT_DPU_PCLK 3 +#define CLK_GOUT_DPU_CLK_DPU_OSCCLK_CLK 4 +#define CLK_GOUT_DPU_AD_APB_DPU_DMA_PCLKM 5 +#define CLK_GOUT_DPU_DPUF_ACLK_DMA 6 +#define CLK_GOUT_DPU_DPUF_ACLK_DPP 7 +#define CLK_GOUT_DPU_D_TZPC_DPU_PCLK 8 +#define CLK_GOUT_DPU_GPC_DPU_PCLK 9 +#define CLK_GOUT_DPU_LHM_AXI_P_DPU_I_CLK 10 +#define CLK_GOUT_DPU_LHS_AXI_D0_DPU_I_CLK 11 +#define CLK_GOUT_DPU_LHS_AXI_D1_DPU_I_CLK 12 +#define CLK_GOUT_DPU_LHS_AXI_D2_DPU_I_CLK 13 +#define CLK_GOUT_DPU_PPMU_DPUD0_ACLK 14 +#define CLK_GOUT_DPU_PPMU_DPUD0_PCLK 15 +#define CLK_GOUT_DPU_PPMU_DPUD1_ACLK 16 +#define CLK_GOUT_DPU_PPMU_DPUD1_PCLK 17 +#define CLK_GOUT_DPU_PPMU_DPUD2_ACLK 18 +#define CLK_GOUT_DPU_PPMU_DPUD2_PCLK 19 +#define CLK_GOUT_DPU_CLK_DPU_BUSD_CLK 20 +#define CLK_GOUT_DPU_CLK_DPU_BUSP_CLK 21 +#define CLK_GOUT_DPU_SSMT_DPU0_ACLK 22 +#define CLK_GOUT_DPU_SSMT_DPU0_PCLK 23 +#define CLK_GOUT_DPU_SSMT_DPU1_ACLK 24 +#define CLK_GOUT_DPU_SSMT_DPU1_PCLK 25 +#define CLK_GOUT_DPU_SSMT_DPU2_ACLK 26 +#define CLK_GOUT_DPU_SSMT_DPU2_PCLK 27 +#define CLK_GOUT_DPU_SYSMMU_DPUD0_CLK_S1 28 +#define CLK_GOUT_DPU_SYSMMU_DPUD0_CLK_S2 29 +#define CLK_GOUT_DPU_SYSMMU_DPUD1_CLK_S1 30 +#define CLK_GOUT_DPU_SYSMMU_DPUD1_CLK_S2 31 +#define CLK_GOUT_DPU_SYSMMU_DPUD2_CLK_S1 32 +#define CLK_GOUT_DPU_SYSMMU_DPUD2_CLK_S2 33 +#define CLK_GOUT_DPU_SYSREG_DPU_PCLK 34 + #endif /* _DT_BINDINGS_CLOCK_GOOGLE_GS101_H */ --=20 2.52.0.rc2.455.g230fcf2819-goog