From nobody Tue Dec 2 01:50:43 2025 Received: from smtp.kernel.org (aws-us-west-2-korg-mail-1.web.codeaurora.org [10.30.226.201]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 248D236D506; Thu, 20 Nov 2025 17:33:53 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=10.30.226.201 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1763660034; cv=none; b=P/pk+4akZ2QwTv8T0X8SimPAUEDL9jg3zj3qTU+cdVbZxsa+5VQhDMKFVGnF3QgFAUN7FuGEtkgq4Yl2Etl8oNQ4IXPCx8xY/qdel4R2f+rtJTAQfqHi0vBvcv5ZdWCoBD5d0iV3b3S/iip1tmIQqssOogkyCEYt4rxWr43/VK4= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1763660034; c=relaxed/simple; bh=C/tEt3dLJrR3r5o4iek5F6b0mqBPJQz3oHLpaMQQYdA=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=FJgoGnDtjcYDmqFOkrGfqtqYhKtk1JoN8ezRJVAnnv6WgCa7lar06yuIolTNjdy33luDtBp1R/1d4jCF5PdhEsPmHRinOAk1LnQPNiw9p50k9qrlEoTIOziEbl0D0Wsf+5OaflsLQrp6hnBB1lXnNQcEhW2HbrqvkZkAANs1NTE= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b=qvb/MEJc; arc=none smtp.client-ip=10.30.226.201 Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b="qvb/MEJc" Received: by smtp.kernel.org (Postfix) with ESMTPSA id BF8DCC116C6; Thu, 20 Nov 2025 17:33:51 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=k20201202; t=1763660033; bh=C/tEt3dLJrR3r5o4iek5F6b0mqBPJQz3oHLpaMQQYdA=; h=From:Date:Subject:References:In-Reply-To:To:Cc:From; b=qvb/MEJcJeZannCQVeP2JMDHFPXiU+NQUoOQ88cFmmv3YJWdsVfMkrt0bzKO4FOU4 bVvVEaUnwLkZehNt5sbV5EekgiP+2iTNtefF7PHH+POqIIA2pTOMauBy61VkE7wKxo zhH0/6/uXfl4imZmlH/4ZW3OXR3pfSmPXDqObwXiWx60AKaQ27vCjXbj+7ZlXcahah PbKrWmlY/t6JzmxmFfg4A/Ojh+G7GkwqrvOb52PgKVA0QovUjR1Yf1gpGknnCvboMY edsPf8uI7jQLq/ftIsoSXVQ2XUsw+NAZIcr94hmf4IdiMgZO5rcBR2660bGr2N5ETd Llsrap8oXYXLg== From: Krzysztof Kozlowski Date: Thu, 20 Nov 2025 18:33:31 +0100 Subject: [PATCH v3 1/3] arm64: dts: qcom: sm8750: Add Iris VPU v3.5 Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20251120-b4-sm8750-iris-dts-v3-1-8715442c30d9@kernel.org> References: <20251120-b4-sm8750-iris-dts-v3-0-8715442c30d9@kernel.org> In-Reply-To: <20251120-b4-sm8750-iris-dts-v3-0-8715442c30d9@kernel.org> To: Bjorn Andersson , Konrad Dybcio , Rob Herring , Krzysztof Kozlowski , Conor Dooley Cc: linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Krzysztof Kozlowski , Krzysztof Kozlowski X-Mailer: b4 0.14.3 X-Developer-Signature: v=1; a=openpgp-sha256; l=4707; i=krzk@kernel.org; h=from:subject:message-id; bh=VnK8D2erdO11uA/SvnjmY0l27O0oHV2D0dM/QA6ASR0=; b=owEBbQKS/ZANAwAKAcE3ZuaGi4PXAcsmYgBpH1D6JBdNvnHYcBqry2lJvVaMSpJv5qGT8eD4z wve8qDNFtmJAjMEAAEKAB0WIQTd0mIoPREbIztuuKjBN2bmhouD1wUCaR9Q+gAKCRDBN2bmhouD 10ZPD/9gl3CwCnUxjt1xUKqSF0Ft0UfoxKsxAjdXrkeNiGfvrMna363Tb+3w0zuKzHe2WHDJ4vr 5vFY0KAP9tAT3VMiYM+aWL8s4NIm5zpjs59DI5WU32xpYplbD4ObgCbePdY4sEexu4kjzeqJrX3 WSkeT8k2/LQ9nbtHw6QIjC9XcMOPtC79HqpZp9tnXTzH36nj6yVB5/T/YEjJneZ0esBQIYdZzZI vNRz3py2qiQg8FjA9ewtL60w65IpxWA6/p+gQBLflx5A9pONUX9HD9PFxPu7YQvMRHnzVBNybkC 26WXI+idjW2EBmwedZeWp5Pn1oNUs3KHT8d8Raoel2//4CdcvdPsw3WSJVF4++Ko0sD2XE8/n9r ndJkKKyqYQ1Y1jIyE3hg1RF8mSTk59jL/fZW0cLap+yw1OTT4NyoqW4bd90Jb5LkMxuQorRQht7 8eAeRRk3RsR+mUDFdO9zv0tm7qANFcRm+o4o6nEt+jBHx/qEb99ZIPkPgqn3cBffA2Md5esrsfj xED7OP0kXp9B/eZ9uFdzU2vlgctUl2aRCgV8UhNvgGC8KIQm4SIUZKAk1K9RKJ94h9Z6Jfzsjai p0yBWZ8PeOVoi+LRtNhoGJsXtvk9o7B6d+Wbp8GtIEFLcIxDqtyCn2h0aB3HaTozJe1zPTDyV9X l9WypdUur5YkrMA== X-Developer-Key: i=krzk@kernel.org; a=openpgp; fpr=9BD07E0E0C51F8D59677B7541B93437D3B41629B From: Krzysztof Kozlowski Add Iris video codec to SM8750 SoC, which comes with significantly different powering up sequence than previous SM8650, thus different clocks and resets. For consistency keep existing clock and clock-names naming, so the list shares common part. Signed-off-by: Krzysztof Kozlowski Signed-off-by: Krzysztof Kozlowski --- Keeping my original authorship (with bouncing email) + new SoB. There were no changes here done under korg identity, so all credits are for Linaro. --- arch/arm64/boot/dts/qcom/sm8750.dtsi | 119 +++++++++++++++++++++++++++++++= ++++ 1 file changed, 119 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/sm8750.dtsi b/arch/arm64/boot/dts/qco= m/sm8750.dtsi index 3f0b57f428bb..f8f6cbcf7f45 100644 --- a/arch/arm64/boot/dts/qcom/sm8750.dtsi +++ b/arch/arm64/boot/dts/qcom/sm8750.dtsi @@ -6,6 +6,7 @@ #include #include #include +#include #include #include #include @@ -2740,6 +2741,124 @@ usb_dwc3_ss: endpoint { }; }; =20 + iris: video-codec@aa00000 { + compatible =3D "qcom,sm8750-iris"; + reg =3D <0x0 0x0aa00000 0x0 0xf0000>; + + clocks =3D <&gcc GCC_VIDEO_AXI0_CLK>, + <&videocc VIDEO_CC_MVS0C_CLK>, + <&videocc VIDEO_CC_MVS0_CLK>, + <&gcc GCC_VIDEO_AXI1_CLK>, + <&videocc VIDEO_CC_MVS0C_FREERUN_CLK>, + <&videocc VIDEO_CC_MVS0_FREERUN_CLK>; + clock-names =3D "iface", + "core", + "vcodec0_core", + "iface1", + "core_freerun", + "vcodec0_core_freerun"; + + dma-coherent; + iommus =3D <&apps_smmu 0x1940 0>, + <&apps_smmu 0x1947 0>; + + interconnects =3D <&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ACTIVE_ONLY + &config_noc SLAVE_VENUS_CFG QCOM_ICC_TAG_ACTIVE_ONLY>, + <&mmss_noc MASTER_VIDEO_MVP QCOM_ICC_TAG_ALWAYS + &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>; + interconnect-names =3D "cpu-cfg", + "video-mem"; + + interrupts =3D ; + + memory-region =3D <&video_mem>; + + operating-points-v2 =3D <&iris_opp_table>; + + power-domains =3D <&videocc VIDEO_CC_MVS0C_GDSC>, + <&videocc VIDEO_CC_MVS0_GDSC>, + <&rpmhpd RPMHPD_MXC>, + <&rpmhpd RPMHPD_MMCX>; + power-domain-names =3D "venus", + "vcodec0", + "mxc", + "mmcx"; + + resets =3D <&gcc GCC_VIDEO_AXI0_CLK_ARES>, + <&gcc GCC_VIDEO_AXI1_CLK_ARES>, + <&videocc VIDEO_CC_MVS0C_FREERUN_CLK_ARES>, + <&videocc VIDEO_CC_MVS0_FREERUN_CLK_ARES>; + reset-names =3D "bus0", + "bus1", + "core", + "vcodec0_core"; + + /* + * IRIS firmware is signed by vendors, only + * enable in boards where the proper signed firmware + * is available. + */ + status =3D "disabled"; + + iris_opp_table: opp-table { + compatible =3D "operating-points-v2"; + + opp-240000000 { + opp-hz =3D /bits/ 64 <240000000>; + required-opps =3D <&rpmhpd_opp_low_svs_d1>, + <&rpmhpd_opp_low_svs_d1>; + }; + + opp-338000000 { + opp-hz =3D /bits/ 64 <338000000>; + required-opps =3D <&rpmhpd_opp_low_svs>, + <&rpmhpd_opp_low_svs>; + }; + + opp-420000000 { + opp-hz =3D /bits/ 64 <420000000>; + required-opps =3D <&rpmhpd_opp_svs>, + <&rpmhpd_opp_svs>; + }; + + opp-444000000 { + opp-hz =3D /bits/ 64 <444000000>; + required-opps =3D <&rpmhpd_opp_svs_l1>, + <&rpmhpd_opp_svs_l1>; + }; + + opp-533333334 { + opp-hz =3D /bits/ 64 <533333334>; + required-opps =3D <&rpmhpd_opp_nom>, + <&rpmhpd_opp_nom>; + }; + + opp-570000000 { + opp-hz =3D /bits/ 64 <570000000>; + required-opps =3D <&rpmhpd_opp_nom_l1>, + <&rpmhpd_opp_nom_l1>; + }; + + opp-630000000 { + opp-hz =3D /bits/ 64 <630000000>; + required-opps =3D <&rpmhpd_opp_turbo>, + <&rpmhpd_opp_turbo>; + }; + }; + }; + + videocc: clock-controller@aaf0000 { + compatible =3D "qcom,sm8750-videocc"; + reg =3D <0x0 0x0aaf0000 0x0 0x10000>; + clocks =3D <&bi_tcxo_div2>, + <&gcc GCC_VIDEO_AHB_CLK>; + power-domains =3D <&rpmhpd RPMHPD_MMCX>, + <&rpmhpd RPMHPD_MXC>; + #clock-cells =3D <1>; + #reset-cells =3D <1>; + #power-domain-cells =3D <1>; + }; + pdc: interrupt-controller@b220000 { compatible =3D "qcom,sm8750-pdc", "qcom,pdc"; reg =3D <0x0 0x0b220000 0x0 0x10000>, <0x0 0x164400f0 0x0 0x64>; --=20 2.48.1 From nobody Tue Dec 2 01:50:43 2025 Received: from smtp.kernel.org (aws-us-west-2-korg-mail-1.web.codeaurora.org [10.30.226.201]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 905053242BD; Thu, 20 Nov 2025 17:33:56 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=10.30.226.201 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1763660036; cv=none; b=V0yqGsi8TzfmUNgNO++VWyr/PUimGJZH7cNClfidfv2WSKDx8VaJgZwhD/KC6ILR3ZrKNI+I3BkYNeY2vNogke3+v0IY/JtoKIxL0kutZ/LZHhy7qrwAq3jltgv1zs7Tyx4eygXiYGTLDCS2MCrsGN9xhaCWnRbNFXkQLcOtF88= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1763660036; c=relaxed/simple; bh=Cy9R2KdeIkc44MlLZCcGPAraui2bceoEIL/ie2wcXco=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=i6RSGfX+dBVdotAvSQoPLfFaawjwSINnEKlImV6sal6YTGAIJ20EDT2tMEONXIlIexRAbZ5fiVbL4E7MrjaqJxNSkGvb+YuJcHf6yB5SydjuSkXvjrTHO4pxG9wP09CmKDf8mRuXi5b3yopWyR504mksg9wXj7ctzQH7+LgkrSs= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b=oGelNrRl; arc=none smtp.client-ip=10.30.226.201 Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b="oGelNrRl" Received: by smtp.kernel.org (Postfix) with ESMTPSA id 3A0A0C4CEF1; Thu, 20 Nov 2025 17:33:54 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=k20201202; t=1763660036; bh=Cy9R2KdeIkc44MlLZCcGPAraui2bceoEIL/ie2wcXco=; h=From:Date:Subject:References:In-Reply-To:To:Cc:From; b=oGelNrRl3AMvJ4YNM4dIB59nnRJ006OebyMZNr3K4MW8u/dcP7hTTMFyry+waaECu 6ZtxW0Ax25N+DtReX2XfrcFGzlwZlAGw8DQbEh5/kWEWFI196w2XoMKayEiHDrCkRA mC8wvR42FSnkFr/AIfJyEdelBfsMxLhwKl0mhTzgBHIOXLGGhpyv1l/NwEQe9JUpim dRsXNBosgb2uiL+Aytv9DRE+GHGCqlaQEUZ3jKrdyn4DCXhtR6yg3nkuszq4UPCycl 8ha9rljQfSb9vfjf6Y8+nv/v8w+7OnYhpHCDSogKbhMosuxUrm2n73Fp8MmlhPEj2g Kdr3ez0UA4O3A== From: Krzysztof Kozlowski Date: Thu, 20 Nov 2025 18:33:32 +0100 Subject: [PATCH v3 2/3] arm64: dts: qcom: sm8750-mtp: Enable Iris codec Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20251120-b4-sm8750-iris-dts-v3-2-8715442c30d9@kernel.org> References: <20251120-b4-sm8750-iris-dts-v3-0-8715442c30d9@kernel.org> In-Reply-To: <20251120-b4-sm8750-iris-dts-v3-0-8715442c30d9@kernel.org> To: Bjorn Andersson , Konrad Dybcio , Rob Herring , Krzysztof Kozlowski , Conor Dooley Cc: linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Krzysztof Kozlowski , Krzysztof Kozlowski X-Mailer: b4 0.14.3 X-Developer-Signature: v=1; a=openpgp-sha256; l=948; i=krzk@kernel.org; h=from:subject:message-id; bh=QYwkqME+jDRa7cizbCx0I5Jv9UsK551isXnixj28+J4=; b=owEBbQKS/ZANAwAKAcE3ZuaGi4PXAcsmYgBpH1D7gk2uiJeqIqgMqQQhLHnsAhyQ3S2Cswy5+ XGctcS4bAyJAjMEAAEKAB0WIQTd0mIoPREbIztuuKjBN2bmhouD1wUCaR9Q+wAKCRDBN2bmhouD 1w1pD/9YRYWWU24KE7Ztv1q0hpPH4PqPQBzcYKksJ3NTP3J9NEakXndfo4rJQtGVxbhMJJLCymz /ms5Z8Q7RL+yp/T/9AzWJQ56Z2KKUF1t+ggeKtIcIv2I1qzVqhAvKdPtz3CFVFrd2Qq5YXIqOq9 +tDEQwHcmcN3+eri5YbckH2fBxwRHmvK50NorMpV86prqKtBWlwQ3Y6yOuUdeqJhLiWsPhDUGah 0z4H2DrdJ1yb6F4sbj0ucUY3Iq7NrP+cNlRq3eYFor+bQ9CS6/jCIJKYjbe2OJG1k3pTkxf0a5e LOjau7eRNJzVKr+i3FnTiPQdnXjqXapFtY04hdjInFI5+ZkOz90NNuuMJDOrH1F+UD7lzQgS0ZG U26C2cK35DG3O/f32fEmCKC4tC1wPHZ28wfE7rD4jmXpNdQ+Ue9HZQ3TY+kidW09IxfwfhGUPdk Abnc0MCQR1Zi+RyEsishwlhfwoLZsIaMYIEoXQs5E6XKzGpRveckMk8hC0jtzcgY6iBz5xjokTS NUph7EwNY8QC9jPgCThuxNc3M8+zQC7UcdDLWw/01ys4kGVP6ggv3/fCI23VqptayXCwvi41vMz P2ZdrbOK4bHHNiVl+pOZytpeGbPNRKfw4iMAHiUhmt4fNtNjeWLCRAH0Wbxc6hqXBbQRaPszooY eglC+6e9mwQ/gzg== X-Developer-Key: i=krzk@kernel.org; a=openpgp; fpr=9BD07E0E0C51F8D59677B7541B93437D3B41629B From: Krzysztof Kozlowski Enable on SM8750 MTP the Iris video codec for accelerated video encoding/decoding. Signed-off-by: Krzysztof Kozlowski Signed-off-by: Krzysztof Kozlowski --- For Rob's bot reports: qcom,sm8750-videocc bindings and clock headers dependency (will fail build): https://lore.kernel.org/r/20251118-sm8750-videocc-v2-v4-0-049882a70c9f@oss.= qualcomm.com --- arch/arm64/boot/dts/qcom/sm8750-mtp.dts | 4 ++++ 1 file changed, 4 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/sm8750-mtp.dts b/arch/arm64/boot/dts/= qcom/sm8750-mtp.dts index c8cb521b4c26..d4885a530e68 100644 --- a/arch/arm64/boot/dts/qcom/sm8750-mtp.dts +++ b/arch/arm64/boot/dts/qcom/sm8750-mtp.dts @@ -925,6 +925,10 @@ vreg_l7n_3p3: ldo7 { }; }; =20 +&iris { + status =3D "okay"; +}; + &lpass_vamacro { pinctrl-0 =3D <&dmic01_default>, <&dmic23_default>; pinctrl-names =3D "default"; --=20 2.48.1 From nobody Tue Dec 2 01:50:43 2025 Received: from smtp.kernel.org (aws-us-west-2-korg-mail-1.web.codeaurora.org [10.30.226.201]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 0E3313644A1; Thu, 20 Nov 2025 17:33:58 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=10.30.226.201 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1763660039; cv=none; b=RPahJENFy6NJtM4nKFQldyf8n6SpbJGBZsyqWhJmADGObOqZ7KGYCbt24OVw4uIJViZMQLQl7g9CQoNALLKmwETIUZPqZMu3nfkt/Qj1OUUwVvQ/iVAmY6OD/f/nyCoJOZZ8YGnDDGuzuaAR2afKUWSPbbfYnnppbS7L9rng/Ho= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1763660039; c=relaxed/simple; bh=MNrZLI7r4Dti3FaXgjWT0a4gO/9htos5ti9p2fEt2Q8=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=Qfcnzd4ZCQm4zCUn9rOP1DdXR3+P/Irvsq/eZN2rtibVQuvdMyIwGaDSRtJvCnK7Ft4u81NKO4TRRIFr8ENFWJ/wLvvmf8KaxyXpiZPY9/urK/xP5NFruzKUnEqkxuZSD5YEYWx819La7Ss5aDlTm9rbZ8WemJI+fNw9/DJtVZU= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b=crM22pZh; arc=none smtp.client-ip=10.30.226.201 Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b="crM22pZh" Received: by smtp.kernel.org (Postfix) with ESMTPSA id A7F1EC116C6; Thu, 20 Nov 2025 17:33:56 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=k20201202; t=1763660038; bh=MNrZLI7r4Dti3FaXgjWT0a4gO/9htos5ti9p2fEt2Q8=; h=From:Date:Subject:References:In-Reply-To:To:Cc:From; b=crM22pZhcrdEMJWoKW8LUDFu6DaDUBqxGg7P4y1SJKnGwaIP35Lkl2zyzqX6Lbibr +cMNLmRfCkT4sjhof67X/ZQyTHjSIL2nhqsjNf270YErmjvgC5IdSpLH4hpj0owNbm EiK4JIjsgyWUu0L14SsvCkg76Q7eVR1HKO/5qAc5N32wN7IVw5wKnLAvbv0/p2V8Az OnlCamL3mxWl3hs8dfvyxyGOmlh1VqJVLhVyhb07sPtDFc/ZmZy+O00RBidMJtcZf0 u55KU9fm041r1ClpGfUBAuENlQt9H3XJucM/xiN1DGDnU9Kjd6ntNT06uaVf9l9V3n rtwc5XSSAQk5A== From: Krzysztof Kozlowski Date: Thu, 20 Nov 2025 18:33:33 +0100 Subject: [PATCH v3 3/3] arm64: dts: qcom: sm8750-qrd: Enable Iris codec Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20251120-b4-sm8750-iris-dts-v3-3-8715442c30d9@kernel.org> References: <20251120-b4-sm8750-iris-dts-v3-0-8715442c30d9@kernel.org> In-Reply-To: <20251120-b4-sm8750-iris-dts-v3-0-8715442c30d9@kernel.org> To: Bjorn Andersson , Konrad Dybcio , Rob Herring , Krzysztof Kozlowski , Conor Dooley Cc: linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Krzysztof Kozlowski , Krzysztof Kozlowski X-Mailer: b4 0.14.3 X-Developer-Signature: v=1; a=openpgp-sha256; l=887; i=krzk@kernel.org; h=from:subject:message-id; bh=NJ/a7wwuwwkC6Pjl6gikKZ02zNf+h5hXHikT1ar6eZ0=; b=owEBbQKS/ZANAwAKAcE3ZuaGi4PXAcsmYgBpH1D8S3RsidIqxoDiVvHB0a7fPx91JN+hBL8bx ZSZ8GrGjG6JAjMEAAEKAB0WIQTd0mIoPREbIztuuKjBN2bmhouD1wUCaR9Q/AAKCRDBN2bmhouD 15saD/9Pae0lQecTWY8XHpQH1Nhn3XGtivC2SwO/ZkLYKzYlT0SFuDgP/lim9+WoQyCOTM6WU+1 3o7e+DwDn8GZJoNXxBJIcqg9cuC9+gLDdVNhZKA3x+HWgiYDuyDpJuSRosyiPuemfMpBVnBkrIT qLJTtk9SDc23ZNNbOqxinOhguWxuQPok5nv7MmR4FN9buG4sj5QGrfqfOA3E2zTZya0KRG3n8vG EdgLkk/VQgmxnTzMiuZefgezG0JeQKDOqwRZniQqUhEkwhOiFPdJk1+X0qJTaTNtdmwsTxY8Hwv XutdYaaiwc1GVl0T9Kp/uncaYMABmdjm+hcjcfjngmjuj1ZF0y9HJWAxNMBvyTKzeQFxgT44rQI hc7/Rr/2KoRxax9n10sirrwBjj1i5PwZg6nSz8hWjhZidvo3vsSpOxj4caX69Y0+VExo+K2/5i+ g/nO5EveN5+qNDB9oHh6XZrKKlFDP31rzEFbqJyROwNqBWr780KYCDwrRH+Y4PXLC2bJTcYnxrm nSQa6sGZM5J0JgeU4cV/EPNZew0RQnTu9YZOvBMKTwKwT2iorSz//TmP/Z4GbRKyIjBatl8hezg LqEZPxxmsF7pBH/cjMZHM9g2n7XiG4F56Fbb2iiIKWooFs4U57nZqIobXCBPX4EmaQz9vcHpALV vhwzZ86Gwgcc6IQ== X-Developer-Key: i=krzk@kernel.org; a=openpgp; fpr=9BD07E0E0C51F8D59677B7541B93437D3B41629B From: Krzysztof Kozlowski Enable on SM8750 QRD the Iris video codec for accelerated video encoding/decoding. Signed-off-by: Krzysztof Kozlowski Signed-off-by: Krzysztof Kozlowski --- For Rob's bot reports: qcom,sm8750-videocc bindings and clock headers dependency (will fail build): https://lore.kernel.org/r/20251118-sm8750-videocc-v2-v4-0-049882a70c9f@oss.= qualcomm.com --- arch/arm64/boot/dts/qcom/sm8750-qrd.dts | 4 ++++ 1 file changed, 4 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/sm8750-qrd.dts b/arch/arm64/boot/dts/= qcom/sm8750-qrd.dts index b0cb61c5a603..eb3b38be477b 100644 --- a/arch/arm64/boot/dts/qcom/sm8750-qrd.dts +++ b/arch/arm64/boot/dts/qcom/sm8750-qrd.dts @@ -858,6 +858,10 @@ vreg_l7n_3p3: ldo7 { }; }; =20 +&iris { + status =3D "okay"; +}; + &pm8550_flash { status =3D "okay"; =20 --=20 2.48.1