From nobody Tue Dec 2 02:29:50 2025 Received: from mail-wm1-f50.google.com (mail-wm1-f50.google.com [209.85.128.50]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id E99B42BFC73 for ; Wed, 19 Nov 2025 22:39:13 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.50 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1763591955; cv=none; b=POhO2DL0hSpaJCjy04IQGHMBw1L48RP4T7yBNraPVVIGPFuaADiWhDEaHXo893iabMOD+OE5F6Jw6Iao/ni5Js1Lnq2hU8dqVMrOm301qATUeCiSSFTCVRc9ZKV0s+GpeQOaviht8Tp+p91fmBYvvXDn0AC8p2b1jCjh1EZeLaQ= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1763591955; c=relaxed/simple; bh=OhAPqaXLXCmsNIfo7/tILARHNy+GrLJldAAVbkxmaW8=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=qozxDgPtTeRc9d4fNuMNTVfeAehlbl3rZ2ySuBEunSF2ulpYLGmanpXvDWw0NAyk+NNptlQVv5CdEW6KYaeHx3LcjGjFJFZ9BPwIVgZGAMqwM90L8FFNc5NcYB8mBH0Gfv+N32oVBETJopMU6V790HtFsyTXXAu9Nyu9xWmWUlU= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=pH4KXZfK; arc=none smtp.client-ip=209.85.128.50 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="pH4KXZfK" Received: by mail-wm1-f50.google.com with SMTP id 5b1f17b1804b1-477619f8ae5so1484545e9.3 for ; Wed, 19 Nov 2025 14:39:13 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1763591952; x=1764196752; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=tZahglen05z3CRdzByKKHS/uCh35Ibd/55Vn0qmvXT0=; b=pH4KXZfKXMC2JNr1lsv0HuQma0jTOhV0wg/BLSetFPktKgLFF8UrctM1VWrD0/5D19 VA3jQo8rPVXSF+che641JEawQYJeKoKNz+zaD8fqNDA4+cslBd3Fqqmu3RG2XOPfgEtD o6LRcJnmB9HYe5afHyRg6oJJfeVjAmMYxoKgmoCXkhwbvNBB5hFeZSBAYKSEeITszcdf bS3Zy3l+yPCUtIKYnGORs07Kp/TsBFlwbF+XsnYXzNMj6ZmddplJKLq0zQKr9nbJtBn/ IjLxRXYJo3j4nfXa6podJneOcFQNXhbvkSL6JXZ04dGcaIHDJpiVVkwXdaxoY+v6CK7r MFoQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1763591952; x=1764196752; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=tZahglen05z3CRdzByKKHS/uCh35Ibd/55Vn0qmvXT0=; b=Lklw3y9DnKy0UMrhmJ1AVaRqwkaRM7Innjryz/irEv7zB/akkmsD6E14F9LEOYjesF t/qHHO6HZTly/b2NbV3vjgr2+iJ7npWOYdT6epuS/KREWPcVFa88gjayYw+d70xrsNBY pk0jIyRkwCEytWF1SX9DYMD6MuUwr6EGkjLxluQs75oGYx8/sj/9FQc+MxL/d3YA/Oqw HoSSoU6B8en1ieftaRA4U50w+Tsk9FMkGRca0M0u/zc6qzodcGWZkqUDHmNCxS9TGuoM qaSeNcsr7SbeLIZ4nDvfy93j7lsNbSGAt+g3y/KcS1Bskgahtv1oLVvz4wgDKa/4whB6 pt/Q== X-Forwarded-Encrypted: i=1; AJvYcCVstggIgzk/MgC+t0LoRN1DpEhTONIJdozLBp2HZhryjRjdZBhy+dMZVkn4aBfYZ7oIROtrdrpfM+zpQYQ=@vger.kernel.org X-Gm-Message-State: AOJu0YyKycyO/OB9mEOsnGUbzj0/5ZeE9Uin4CRi6nGZ4dQ/0pIL050Y 0LY+hLR4kD1nivyh+uyiu1cFQH4LwTMuqbfHnhaKhez+10ih73HbZwXwLBMiUo/ckks= X-Gm-Gg: ASbGncv1qNcfcaruVkjzKB7+FKawExOcTmIVuu7Rs41AhzIPJfTzmd2gsdGzaZus2I2 0zm3l7GxXZ0gm+K0S15Eqg1A9I6tLVEkvw9aRmPHB6i5ZxAEQi1698We7RjpWPBVgfgsreonxcN U1/8IKXU/wAVt9SmE6TXEzpdcd/Anen37lpH2gbw2ihZlNcr3Kp0NrbP/V7zlKX4djzeYl0lv+q ylCBs2GQ+9/RS+seYD4rrM22zJGNgbXHGzcmmqg9GM+W2xK6glVhj/BPzSQy0bZnUsVBh6gepwU LG+KwUi+XFzujz2Oq9osN4eudOyULE7BuVVh7jq8lzTCuSZ5gVC5yx09b96OwrnEoI3T9NuSuiF 6UC6nwgQwTSfD/bbjx7cxU6MDS/F+w1RheFjCsV3M0mVvwsPw8x6x/JDii9cln7TwFNOxzpTqVm 1L6PG3XDIB0fTTYVZWNf2BgoHxufzB5/ljJcKfBviSWg== X-Google-Smtp-Source: AGHT+IE2ZC+1zr8PNHtsNfVk/F8yFtUCAXnGn41I/+/f7HNLT+5aBJEsNqoIQ1+Qu51qF+3OQC1wNQ== X-Received: by 2002:a05:6000:26ca:b0:429:c4bb:fbd6 with SMTP id ffacd0b85a97d-42cb9c02a71mr230573f8f.31.1763591952259; Wed, 19 Nov 2025 14:39:12 -0800 (PST) Received: from mai.box.freepro.com ([2a05:6e02:1041:c10:37e6:ed62:3c8b:2621]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-42cb7fa41d2sm1569760f8f.22.2025.11.19.14.39.11 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 19 Nov 2025 14:39:11 -0800 (PST) From: Daniel Lezcano To: jic23@kernel.org, dlechner@baylibre.com, nuno.sa@analog.com, andy@kernel.org, robh@kernel.org, conor+dt@kernel.org, krzk+dt@kernel.org Cc: linux-iio@vger.kernel.org, s32@nxp.com, linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, chester62515@gmail.com, mbrugger@suse.com, ghennadi.procopciuc@oss.nxp.com, vkoul@kernel.org Subject: [PATCH v8 1/2] dt-bindings: iio: adc: Add the NXP SAR ADC for s32g2/3 platforms Date: Wed, 19 Nov 2025 23:39:04 +0100 Message-ID: <20251119223905.107065-2-daniel.lezcano@linaro.org> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20251119223905.107065-1-daniel.lezcano@linaro.org> References: <20251119223905.107065-1-daniel.lezcano@linaro.org> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" The s32g2 and s32g3 NXP platforms have two instances of a Successive Approximation Register ADC. It supports the raw, trigger and scan modes which involves the DMA. Add their descriptions. Signed-off-by: Daniel Lezcano Reviewed-by: Rob Herring (Arm) --- .../bindings/iio/adc/nxp,s32g2-sar-adc.yaml | 63 +++++++++++++++++++ 1 file changed, 63 insertions(+) create mode 100644 Documentation/devicetree/bindings/iio/adc/nxp,s32g2-sar= -adc.yaml diff --git a/Documentation/devicetree/bindings/iio/adc/nxp,s32g2-sar-adc.ya= ml b/Documentation/devicetree/bindings/iio/adc/nxp,s32g2-sar-adc.yaml new file mode 100644 index 000000000000..ec258f224df8 --- /dev/null +++ b/Documentation/devicetree/bindings/iio/adc/nxp,s32g2-sar-adc.yaml @@ -0,0 +1,63 @@ +# SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/iio/adc/nxp,s32g2-sar-adc.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: NXP Successive Approximation ADC + +description: + The NXP SAR ADC provides fast and accurate analog-to-digital + conversion using the Successive Approximation Register (SAR) method. + It has 12-bit resolution with 8 input channels. Conversions can be + launched in software or using hardware triggers. It supports + continuous and one-shot modes with separate registers. + +maintainers: + - Daniel Lezcano + +properties: + compatible: + oneOf: + - const: nxp,s32g2-sar-adc + - items: + - const: nxp,s32g3-sar-adc + - const: nxp,s32g2-sar-adc + + reg: + maxItems: 1 + + interrupts: + maxItems: 1 + + clocks: + maxItems: 1 + + dmas: + maxItems: 1 + + dma-names: + const: rx + +required: + - compatible + - reg + - interrupts + - clocks + - dmas + - dma-names + +additionalProperties: false + +examples: + - | + #include + + adc@401f8000 { + compatible =3D "nxp,s32g2-sar-adc"; + reg =3D <0x401f8000 0x1000>; + interrupts =3D ; + clocks =3D <&clks 0x41>; + dmas =3D <&edma0 0 32>; + dma-names =3D "rx"; + }; --=20 2.43.0